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1. PROJECT TITLE 
Development of a low frequency transponder system for penetrator 
instrumentation. 
2. OBJECTIVES 
2.1 To create and demonstrate a technique whereby 
(a) the penetrated depth and position of a model HLW penetrator 
embedded in deep ocean sediment may be determined, and 
(b) a communication channel to the penetrator may be established to 
telemeter parameters measured in-situ. 
2.2 To transfer to a competent industrial organisation the 
technology necessary to manufacture, test, operate and market this 
technique world wide. 
3. INTRODUCTION 
For convenience the work can be considered in two phases, A and B. 
Phase A consisted of the design of a 3.5 kHz transponder, the 
construction of 3 units, testing one on 'Discovery' Cruise 141 (October 
1983), and testing two on 'Tyro' in March 1984, with provision of 
penetrators and other mechanical work by ERE, and the loan by IOS of 
essential associated ship-based equipment. 
In Phase B the detailed interests of DoE and JRC diverged and 
became the subject of separate extensions to the Phase A work. Phase B 
for JRC consisted of acquiring a number of transponders and the 
ship-based receiving equipment. The first part of the ship-based 
electronics was delivered to the JRC in December 1984 and completed in 
1985. A desk top transponder and 5 fully operational transponders were 
ordered by the JRC and it is expected that these will be delivered in 
July 1986 in time for the international hole closure experiment (HOCUS) 
planned for September 1986 in Jabuka Trench in the Adriatic. 
As work developed on the transponder, the JRC became interested in 
the possibility of the system to transmit information over long time 
periods from deep sea sediment formations and re-transmit this data from 
a surface receiver via the European Space Agency's Meteosat satellite 
communication system. The Institute of Oceanographic Sciences provided 
a signal format for the transponder so that the JRC could undertake 
tests in the North Atlantic during the international long core cruise, 
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June - July 1985 on the Marion Dufresne. 
4. TECHNICAL STATUS 
4.1 General The choice of the frequency of 3.5 kHz for the 
acoustic link between buried penetrator and ship is justified, following 
a theoretical assessment, for three reasons: an acceptable level of 
signal attenuation in the sediment, an available transducer of moderate 
size capable of handling the necessary power, and several widely used 
seismic reflection profiling systems operating at this frequency which 
can form the shipboard end of the link. 
By making the penetrator unit a transponder, the penetration depth 
is obtained directly by the profiler interrogation when the ship is 
overhead. Using ship navigation whilst manoeuvring within transponder 
range the geodetic location of the penetrator can be determined. Also 
the penetrator may be relocated long after deployment, for a period of 
years, limited essentially by transponder battery capacity. 
An acoustic channel having been established, data can be 
communicated simultaneously with transponder location. The pulse 
interval form of modulation is chosen because of its inherent power 
efficiency and flexible dynamic range and because of the simplicity of 
use with the shipboard line-scan recorder of the profiling system, and 
because of IOS experience applying it successfully for telemetry from 
towed nets, dredges and other instruments over the past 15 years. For 
periods when simultaneous location is not important, it can be 
preferable to communicate without surface interrogation, the penetrator 
unit acting instead in a free or 'pinger' mode for the telemetry. 
4.2 Transponder design (see also Annex A) For flexibility and 
reduction of chip count the penetrator transponder/pinger/telemetry unit 
is designed around a micro-processor. Fig. 1. The acoustic transducer 
is the most expensive and critical single component and is supplied by 
Bell Electronics Ltd, using ceramic from ITC Inc. By discussion with 
BRE it was agreed to multiplex up to 8 channels in the telemetry and to 
use a 12 bit A/D conversion. The 8 channels can be scanned at long 
preset intervals, stored and later telemetered. This slow rate of 
sampling is adequate for all sensors post emplacement, but inadequate 
for 'transient' sensors required during descent or settlement phases. 
For this reason the unit has a fast sampling and 'soft' storage mode of 
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finite preset duration, after which the stored data is replayed at a 
slower rate suitable for transmission by the acoustic link's pulse 
interval code. 
Software to control the telemetry for various modes of operation 
has been written and can be assembled to suit individual missions if 
necessary, for example for different water depths or combinations of 
sensors. A typical mission might consist of the following 
State 1 : Steady pinging during descent while sampling at a medium 
rate until interrupted by bottom detection sensor, 
initiating 
State 2 : Fast sampling during deceleration to limit of data 
storage, followed by 
State 3 : Finger telemetry mode for 60^  minutes then, unless 
receiver interrogated, to 
State 4 : 'Asleep', only receiver and threshold circuits powered 
up, until received interrogation pulse interrupts and 
powers circuitry into 
State 5 : Transponder telemetry, listening between 1.99 and 2.01 
sees interval since previous pulse, for as long as 
interrogations continue. If 9_ consecutive pulses are 
missed unit returns to State 3, then State 4. 
Numerical parameters underlined above are preset under software 
control. 
Further information on the transponder software is contained in 
Annex A, which actually includes work carried out under a DoE contract 
subsequent to the period of this contract, but relevant for future 
transponders JRC may require. 
4.3 Shipborne System (see also Annex B) The IOS 3.5 kHz 
reflection profiler is a high resolution system designed to be operated 
from any research or survey vessel, provided a suitable towing boom is 
fitted. It consists of four major components: line-scan recorder, 
transceiver, correlator and towed fish containing a transducer array. 
The first two are commercially available from Raytheon Ocean Systems 
Inc. The other two items were designed by IOS because commercial 
equivalents were found to have inadequate source levels, giving poor 
results over deep ocean sediments, and were found to have poor towing 
stability. A long FM swept pulse is generated for transmission and 
passes through a matched filter (correlator) on reception. The heavy 
towed fish design has been used for echo-sounding and other purposes for 
20 years and can be towed stably up to 15 knots on its faired armoured 
cable. The towing boom should have a minimum SWL of 2 tonnes and 
project around 2 m from either beam, preferably near midships. 
Further details can be found in Annex B, of which one copy has been 
provided in plastic cover sheets and ring binder to form a shipborne 
manual. 
4.4 Sea Trials Three 3.5 kHz, 100 watt transponders were 
designed, built and mounted in the tail end of 1800 kg BRE penetrators. 
One was launched from RRS Discovery Cruise 141 in November 1983 and the 
other two from MS Tyro in March 1984. 
4.4.1 Discovery November 1983 Three wire tests were performed in 
water depths from 4600 m to 5400 m. The transponder replied to the 3.5 
kHz profiler down to 2W of transmitted power but continued to transpond 
erratically on noise during the first wire test. Before the latter two 
tests the noise performance of the receiver was greatly improved, and 
the acoustic dynamic range of the acoustic threshold set satisfactorily. 
Before the transponder could be mounted in the end of the 
penetrator the latter had to receive some attention as the thread was 
tight and somewhat corroded and the 'O' ring face had been damaged by a 
punch mark. 
The penetrator was launched at 1133Z on 9th November but was never 
heard from again. A recording through the 3.5 kHz profiler fish was 
later replayed and the penetrator was heard to whine all the way to the 
bottom; strongly suggesting that the transponder had become damaged, 
possibly the cavity was acting as a resonator. The double doppler shift 
between this signal and its bottom echo allowed the terminal velocity to 
be estimated as 55 m/s ± 2 m/s. This was somewhat higher than the 
travel time indicated. 
4.4.2 M.S. Tyro March 1984 After the failure on Discovery a 
temporary cowling was quickly designed to take the drag away from the 
rubber-boot of the transducer. 
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(i) The first drop This unit was intended to be set to free-ping 
at 2 Hz for 20 minutes (unfortunately this had to be changed to 50 
minutes for test purposes and not changed back). Further work had to be 
done on the thread and 'O' ring surfaces of the two penetrators to be 
used before both transponders could be fitted. Mastic tape was wound 
round the joint in the hope that it would seal any hair-line scratches. 
The penetrator was launched tail-first and after initial turbulent noise 
had died away the 2 Hz pings could be seen. 
The transponder continued to ping for about 50 minutes and although 
transmitted to at a 2 second repetition rate, timed out and then 
repeated the pinging sequence. Eventually, with the transmission rate 
now at 1 pulse per second, transponding started. By this time the ship 
had drifted more than 1.5 km from the dropping site. There was no sign 
of any modulation on the two telemetry signals. Channel 0 carrying the 
received signal strength was right up against the reference trace as 
though continually zero. 
To judge the range of the transponder the ship steamed off at 5 kts 
for half an hour. As soon as the engines were restarted the transponder 
quitted its transponding mode and started free-pinging again. However, 
the pings could still be seen, through ship's noise, out to about 6 km 
horizontal range. When the ship had returned to the station and stopped 
engines, the pings were seen again but drifting erratically. It was two 
pinging sequences later before transponding started again. 
It was possible, by correlating the sub-bottom echoes from the 
transponder with those from the profiler, to estimate that the 
penetration depth was about 23 m. Also the rate of approach of the 
bottom echo on the drop allowed the terminal velocity to be measured as 
44 m/s ± 1 m/s. This ties in well with the penetration depth but is 
about 9 m/s slower than the other penetrators of the same shape. This 
suggests that the protective cowling was producing a lot of extra drag. 
(ii) The second drop Experience from the first drop indicated that 
the free-pinging was a nuisance so it was written out of the software. 
The receiver sensitivity was reduced by 12 dB as the first transponder 
had been too sensitive yet there had been 12 dB more power available 
from the 3.5 kHz transceiver. 
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The penetrator was launched but there was no sign of the 
transponder. During the fall there was the same high level of 'hooting' 
from the penetrator as had been recorded on Discovery and it is possible 
that the fate of the transponder was the same. 
4.4.3 Discussion Two out of three transponders gave no results 
at all. What are the likely reasons for these failures? 
(1) The one that did work was free-pinging during the descent while 
the failures were programmed to transpond. However, these two would 
undoubtedly have replied at random, excited by turbulent and later 
ship's noise, but did not. 
(2) Mechanical damage to the electronics. Heavy components were 
supported against high accelerations. 
(3) Damage to the transducer, flooding or separation of 
transponder. There is strong evidence for this. Turbulence-generated 
noise was visible on the 3.5 kHz dry-paper recorder in all three cases; 
however it was at a lower level in the successful drop, in fact after 
half a minute the pinging of the transponder could be seen all the way 
to the bottom as the turbulence noise faded out. 
Originally it had been intended to mount the electronics in its own 
pressure case; later to save this expenditure a decision was made to do 
away with it and use the penetrator body as the pressure case. Clearly 
this was a mistake, as it is difficult to obtain the high quality 
precison finish needed for 'O' ring seals and transducer end cap thread 
on such a large heavy piece of mild steel. 
The lack of wire tests on MS Tyro for whatever reason was a serious 
omission; tests would have shown up the 50 minute instead of 20 minute 
pinger state, so the transponder state and direct depth would have been 
reached much sooner and before the ship had drifted too far away and 
engines re-started; wire tests might also have indicated any telemetry 
problems. 
Some positive points did emerge from the wire tests on Discovery 
and the successful drop on Tyro. On both occasions the acoustic signal 
levels confirmed the calculations that the acoustic link is viable 
through sediment and ocean. Due to turbulence noise the pinger mode is 
correct for the drop and engines should be off when interrogating to 
change to transponder mode. 
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Opportunities for sea trials cannot often be scheduled when 
convenient for instrument development. Preparations for Discovery and 
Tyro tests were both rather rushed; it could turn out that the delay 
because of industrial action preventing penetrator work on Discovery 
Cruise 153 in November 1984 may turn out to be helpful giving longer to 
prepare for the Marion Dufresne cruise in June/July 1985. 
For these future penetrator drops the electronics should have its 
own pressure case, protective transducer shrouds should be better 
engineered and attached to the penetrator body rather than the 
transducer end cap, and wire tests must precede deployment. 
5. CONCLUSIONS AND RECOMMENDATIONS FOR FURTHER DEVELOPMENT 
It is believed that the first objective 2.1 has just about been 
achieved, but needs further demonstration especially with sensors and 
telemetry. The second objective 2.2 has not been attempted yet owing to 
the somewhat hesitant progress in the first. However discussions have 
begun with industry with a view to sub-contracting production of several 
units as a prelude to a possible licence to manufacture. 
Recently in discussions with JRC staff, methods for possible long 
term monitoring of a penetrator have been proposed. A moored surface 
buoy with a hydrophone would pick up the pinger telemetry signals from 
the penetrator, then decode them into a suitable format for onward radio 
transmission via the Meteosat satellite communication channel. It is 
the IOS view that the difficult technical aspects of this approach are 
(i) the achievement of a reliable long-life deep ocean moored buoy and 
(ii) the design of an automatic acoustic receiver/decoder. In 
connection with the latter it should be noted that the present acoustic 
coding system is optimised for a shipborne receiver based on a line-scan 
recorder with manual read off. Modifications to the penetrator 
electronics would be relatively straightforward and the buoy receiver 
could incorporate signal processing features of the IOS automatic depth 
tracker (PEST). There are trade-offs between penetrator battery life 






Because this project has been a collaborative one with the DoE 
(BRE) UK, and because work on the design under DoE funding progressed 
beyond the nominal end of this contract, it was not considered 
sensible to report on the design as it stood strictly at the end of 
this JRC contract period, but to describe the design as it exists for 
future penetrator instrumentation. At the time of writing in fact JRC 
have ordered further units and they will be provided to the design 
described here. 
2. ORGANISATION OF THE ANNEX 
The next section (3) outlines the basic theory including 
fundamental constraints and chosen compromises, leading to the 
acoustic method and calculation of parameters. The following section 
describes briefly the hardware, software and operating procedure 
including preparation, launch and post penetration telemetry. The 
detailed design information of software and hardware is provided in 
the Appendices Al to A5. 
3. THEORY 
3.1 System constraints 
There are some obvious bounds set by the laws of physics which 
can be used to define the optimum performance to be aimed for. There 
are other soft limits imposed by the cost of the system and ship's 
time, the volume available in the penetrator for instrumentation and 
batteries and the quality and quantity of the data that is to be 
transmitted. There are trade-offs and compromises that can be made in 
the latter case. 
Signal to noise ratio 
The signal level received by the ship from the transmitter, in 30 
to 40 metres of mud and 6000 metres of water, should be higher than 
the noise in poor weather conditions, i.e. a signal to noise ratio 
better than 0 dB must be achieved. When transponding is to be used to 
fix the position of the penetrator the signal to noise level at the 
transponder must be even higher. The listening conditions at the 
transducer are considerably better, as deep in the mud there will be a 
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lower noise background than at the ship where also more power is 
available for transmission to the transponder. 
Operating frequency 
In deep water the noise from a variety of sources reaches a 
minimum in the range 1 to 20 kHz. The actual noise levels are very 
dependent on the weather conditions, local shipping and particularly 
self noise from the research ship's main engines and thruster as well 
as auxiliary equipment. The main source of loss in the acoustic 
signal path is due to inverse square-law spreading and is frequency 
independent and inevitable. However, attenuation is frequency 
dependent, being an exponential function of frequency in both water 
and mud and very much higher in the latter. It is therefore desirable 
to use the lowest frequency possible to get a signal through the 
sediment. Although noise levels will rise with reducing frequency the 
strongest constraint is set by the physical dimensions of the 
transducer since as its maximum dimension becomes smaller than a 
wave-length in water its radiation resistance becomes high and its 
beam-angle wide. The high radiation resistance, due to poor coupling 
into the water, means that the transducer can be over stressed either 
electrically or mechanically before the desired power level can be 
reached. The wide-beam angle, wasting power in directions other than 
near vertical can cancel out the benefits of reduced attenuation. 
Data encoding 
Amplitude and phase modulation of a carrier are impractical in 
deep water for at least three reasons 
(1) Signal to noise ratios better than 20 dB are rarely achieved 
so there would be very limited dynamic range. 
(2) Acoustic signals do not travel by simple "line-of-sight" 
paths but by multiple paths differing by only fractions of a 
wave-length due to small angle scattering and turbulence. The 
combination of signals produces randomly varying amplitude and phase 
distortions. 
(3) Reverberation from layers within the sediment and from the 
water surface interfere with the direct signal, although the effect 
can in theory be removed if the pattern of echoes is constant or only 
changing slowly. 
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Frequency modulation suffers like phase modulation unless 
frequency shifting is used when the bandwidth required becomes 
excessive. 
Time modulation, using the time delay between two short pulses to 
carry the information, can be very efficient and can have a large 
dynamic range. Its disadvantage is that it is slow, though signals 
can be multiplexed to increase the effective data rate. 
Transmission pulse length 
The shortest length possible is controlled by the bandwidth of 
the transducer being approximately equal to the reciprocal of the 
bandwidth. However, the longer the pulse the better, as it will 
contain proportionally more energy. If the coding scheme requires 
pulses to be transmitted in rapid succession then a long pulse would 
be a limitation specially as additional time must be allowed after 
each pulse for power amplifier capacitors to recharge. A range of 
between 2 and 20 msec seems sensible. 
Total energy for transmission 
This is essentially limited by the volume in the package that can 
be allocated to batteries. Lithium cells having about twice the 
energy-density of alkaline cells would make available several 
raegajoules. Note: the kinetic energy of a 1800 kg penetrator at its 
terminal velocity is of the same order. It has been estimated that 
AAA alkaline cells would allow up to a megabit of information to be 
sent. 
Listening time 
Several hours would be reasonable, but much longer would become 
expensive in ship's time and increase the risk of losing data due to a 
worsening of the weather or because the ship has drifted too far off 
station and must make noise manoeuvring back again. 
Resolution 
Digital coding say using frequency shift keying could have 
unlimited resolution by merely extending the number of bits in a 
sequence but is very expensive in energy. Pulse interval telemetry 
(P.I.T.) uses only one pulse per data word (plus one reference pulse) 
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and the resolution is limited only by the maximum time that can be 
allowed to elapse between the pulses. P.I.T. is, however, a form of 
analogue modulation and will suffer from timing noise. This will 
arise from amplitude noise riding on the signal and more important 
variations in path-length as the receiving "fish" heaves up and down 
with the swell. 
The approximate bit resolution of P.I.T. can be calculated as 
follows. The rise time t^ of each pulse will be less than half the 
,pulse length, the exact fraction being dependent upon the type and 
order of the band defining filters used. If the signal pulse voltage 
into the detector is V^, the leading edge is rising at V^/t^ volts per 
second. In the presence of added noise, rms, the threshold 
detector time jitter will therefore be At = (V /V ) t (rms), assuming 
n s r 
that > 2V^ i.e. signal to noise ratio greater than 6 dB. In 
general this jitter will be present at both reference and signal 
channel pulses, though uncorrelated, so the time interval jitter will 
be /2 t (V /V ) . If the maximum, or full scale, time interval is t , 
r n s o 
the time interval resolution of the channel is therefore 1 part in 
— 
2 (t /t ) {V /V ) . For the parameters used here, t = 2 sees, t = 2 
o r s n o r 
msecs, V /V >2, so the resolution is better than 1 in 1414, i.e. 
s n 
between 10 and 11 bits. The bit rate is thus around 5 bits/second for 
a single channel. However increasing the number of channels from 1 to 
N is straightforward, the only decision required concerns whether the 
pulse intervals for different channels will be allowed to overlap, in 
which case for (N + 1) pulses transmitted ION bits equivalent are 
communicated. In previous underwater applications of P.I.T. 
overlapping intervals have been allowed and not found to cause undue 
confusion using a form of direct line scan recorder display. However 
this feature clearly relies on the recognition of which pulse belongs 
to which channel at every new frame of pulses. 
If the shipborne receiving transducer is heaving at a rate V m/s 
between the arrival of reference and signal channel pulse, the timing 
error introduced in addition to the random noise component above is 
given by (V/C) t^ where C is the sound speed (-1500 m/s) and t^ the 
signal delay. Generally V will be less than 1.5 m/s, in which case 
the error amounts to less than 0.1% of the signal. 
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Transmission and bottom reverberation 
If transponding is used to synchronise data transmissions then 
the surface reverberation of the pulse sent from the ship and its 
bottom and sub-bottom echoes appear mixed in with the data pulses. 
This interference can be reduced by separating the transmitter and 
receiving hydrophone, by cutting down the power transmitted or more 
effectively by designing the telemetry system to send data up at its 
own rate (free-pinging) controlled by a local crystal oscillator. 
Singing round 
This can occur during transponding if the transponder responds to 
the echo of one of its earlier transmissions. In certain critical 
water depths, when the round trip time for the echo is a multiple of 
the repetition period, a permanent oscillation can be set up. This 
problem can usually be avoided by making the transponder receiver not 
sufficiently sensitive to hear its own echoes and by arranging that it 
listens in the narrow time window surrounding the expected 
interrogation pulse arrival time. 
Two or more transponders in the area could interfere with each 
other in a more complex way. 
Pulse repetition rate 
If pulse interval telemetry is used then the desired resolution 
sets the fastest rate and there seems to be no good reason for using a 
slower rate as it would increase the time taken to receive all the 
data. 
Timing of sampling 
Certain sensors, particularly accelerometers, are likely to be 
affected by acoustic pick-up during transmissions. There is also the 
probability of electrical interference to sensitive sensor processing 
circuitry at the same time. Sampling must either be synchronised with 
the quiet periods during a transmission sequence or performed in a 
different phase and logged for later transmission. 
3.2 The selected parameters 
3.5 kHz was selected for the operating frequency being the lowest 
frequency for which a practical transducer could be designed and also 
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the frequency already used by IOS for sub-bottom profiling. The 
transducer designed for this job had a bandwidth of about 400 Hz. 
Allowing for the spread between different units, the choice of 200 Hz 
as the design bandwidth seemed reasonable. This sets the minimum 
pulse length to 5 ms and this was adopted. 
After due consideration free-pinging pulse interval, telemetry was 
chosen to transmit the logged data. One of the benefits of this type 
of transmission is that if the signal is received on a synchronously 
swept dry-paper recorder a graphical display is produced, without any 
processing other than amplification and filtering. 
The power amplifier was built to provide 100 watts of acoustic 
power consuming about 200 watts in the process. The energy taken from 
batteries to produce a 5 ms pulse was thus 1 joule. 
The receiver was designed with a bandwidth of 200 Hz and 
automatic gain control so that the triggering threshold would adjust 
itself to suit the received signal level while remaining too 
insensitive to allow sing-round. 
It was decided to use a 2 second repetition rate and multiplex a 
number of data channels by scaling and offsetting each one 
individually. Thus it would be possible in say an hour to transmit 
1800 samples in each of 5 channels with a resolution of 10 bits. 
3.3 Sonar calculations 
Assuming:-
Operating frequency = 3.5 KHz 
Water depth = 6000 m 
Penetration depth = 35 m 
Attenuation in mud = 0.1 dB/m-kHz 
= 12 d B one way 
Power of ship's system = 2 Kw 
with directivity index = 10 d B 
Power of telemetry system = 100 W 
with directivity index = 5 dB 
and with 5 msec pulse, bandwidth = 200 Hz 
Sea-state 6 noise in 200 Hz bandwidth = -42 <dE re Pa 
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(1) Sound pressure level at transducer 
Fish source level = 33 dB re 1 watt 
+ 50.8 dB re 1 watt/Pa § 1 metre = 83.8 
+ 10 dB directivity index = 94 dB re Pa 
Losses: 
Spreading loss over 6000 m = 75.6 dB 
Water attenuation (@ 0.25 dB/km) = 1.5 dB 
Scattering loss = 3.0 dB 
Loss due to acoustic impedance 
mismatch at the bottom = 1.0 dB 
Attenuation through sediment = 12 dB 
Total = 93 dB 
Thus sound pressure level at transducer = 1 dB re Pa 
(2) Sound pressure level at the ship 
Transducer source level = 20 dB re 1 watt 
+ 50.8 dB re 1 watt/Pa @ 1 metre = 70.8 
+ 5 dB directivity index = 76 dB 
With the same losses the level at 
the surface will be = -17 dB re Pa 
This is about the same level as the 
profiler's bottom echo assuming 30% 
reflectance. 
(3) Sing-round level at transponder 
The total losses will be greater by 
6 dB because of the double path plus 
the remaining losses repeated = 93 dB 
Extra distance = +6 
Other water losses = +5.5 
Mud attenuation = +12 
Total = 116.5 dB 
With a transponder source level of 
76 dB re Pa the sound pressure level 
back at the transponder will be = -40.5 dB re Pa 
About 40 dB below the expected level 
from the ship. This assumes 100% 
reflection at the surface. 
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(4) Noise level at transducer 
The level near the surface will be 
about -42 dB re Pa and there will be 
a few dBs drop in the water-column 
due to attenuation, scattering and 
refraction. It is expected that the 
noise will receive a similar 
attenuation in the mud, as the signal. 
Allowing 15 dB for these losses 
Noise level at transducer 
Ship's noise could, however, add 
considerably to this. 
(5) Transducer receiving sensitivity 
at 1 m on axis 
- -57 dB re Pa 
= -95 dB re IV/Pa 
4. SYSTEM DESCRIPTION 
4.1 Hardware (see Fig. 1) 
4.1.1 The transducer 
This is a commercially produced item using a piezo-electric ring 
mounted off from a base-plate and surrounded by a rubber boot filled 
with oil. The base-plate carries a thread and 'O' ring seal 
compatible with an I.O.S. designed pressure case. 
One of the disadvantages of a ring transducer is that the 
electro-acoustic coupling is poor and this both raises the impedance 
seen into the electrical terminals and narrows the bandwidth. Limits 
are thus imposed on the maximum power that can be transmitted and the 
form of modulation that can be used. 
4.1.2 The pressure case 
Earlier plans to use the penetrator as a pressure case were 
discarded due to the difficulty of machining a heavy penetrator to the 
necessary precision. A standard 6 inch outside diameter 30 inch long 
tube takes the transducer at one end and at the other, an end plate 
with 16 electrical connections via underwater plugs. 
4.1.3 The circuitry (see Appendix A6) 
One long printed circuit board carries a low power microprocessor 
and support chips, a daughter board of additional random access memory 
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where data are logged and the analogue components. The analogue and 
digital elements of the board are deliberately separated to reduce 
mutual interference. 
The analogue part comprises 
(i) The transmitter. Essentially this is two power transistors 
driven through a buffer from the microprocessor and coupled through an 
output transformer to the transducer via a tuning choke. 
(ii) The receiver. A signal from the transducer is extracted by a 
tertiary winding on the output transformer through a matched pad. The 
matched pad prevents the transmitter being loaded down by the receiver 
during transmission but ensures that maximum power is absorbed from 
the transducer on reception. The signal is amplified up by a 
low-noise first stage and two band-pass filter stages with a gain 
controlled stage between them. Detection is approximately square-law 
in the region of 50 mV, the switching point of the following 
comparator. The output from this is sharpened up to provide a 
negative logic signal to interrupt the microprocessor. 
(iii) The analogue to digital converter. One of 8 (expandable to 
16) analogue signals between +5 and -5 volts are selected by a 
multiplexer for digitising. During conversion the signal is held 
steady by the sample and hold circuit. 12 bits are converted in about 
30 microseconds. 
(iv) The supply switch. Transistors are used to control the +12 
and -12 volt supplies to off-board sensor conditioning circuitry to 
allow them to be switched off to conserve power between samples at low 
sampling rates. 
The digital part of the board consists of a HD6303 microprocessor 
that can address 16K of read-only-memory (ROM) and up to 40K of static 
random-access-memory (SRAM), controls the analogue to digital 
converter and generates pulses .to drive the transmitter. 
4.2 Software (see Fig. 2 and Appendices A1-A5) 
A 'tuned' version of the FORTH language is resident in one 8K 
ROM. This also contains an editor, driver routines for an external 
bubble memory and an elementary monitor program. A further BK of ROM 
has the compiled procedures which constitute PATSY, the run-time 
program, that samples, logs and transmits data using P.I.T. 
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FORTH plus PATSY can be viewed as a dictionary of procedures or 
'words ' on to the end of which additional words may be compiled at any 
time. This allows the user, through a standard terminal and 
interfacing box, to create test routines at the last minute to, for 
instance, check the calibration and correct functioning of sensors and 
test the memory used for data storage. It is even possible in an 
emergency to recompile a new version of the main program without the 
use of a development system and produce code that will execute 
immediately and at full operational speed. 
4.3 Sampling and data transmission sequence 
This is the description of a typical sequence. 
4.3.1 Preparation 
After test and diagnostics have been run the user can preset a 
number of parameters such as the number cycles of sampling or 
transmission of different data sets and the scaling to be applied to 
each channel for transmission. To reduce the work-load these 
parameters can be given default values by executing SETUP and then 
only alterations need be made. The main program can then be executed 
triggering a series of pings at one a minute. The terminal can now be 
disconnected and the electronics sealed into its pressure case. 
The optical-switch used to sense the instant of contact with the 
sediment is also used to inform the computer of the instant of launch 
by the removal of a shutter blocking the optical path. Ten seconds 
after the shutter is initially introduced this is acknowledged by the 
ping rate changing to once every ten seconds. (Because the telemetry 
system and sensor package must be connected to each other before the 
optical switch can be connected, a shorting plug must be substituted 
for the optical switch, i.e. the unconnected optical switch is 
equivalent to a connected but blocked switch. The exchange of the 
lead from shorting plug to optical switch must then be performed 
within 10 seconds) . It is hoped that this cumbersome procedure can be 
eliminated in the future. 
4.3.2 Descent through the water-column 
As the penetrator is released and the optical switch unblocked 
PHASEl sampling starts. Sampling of tilt, temperature and 
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acceleration proceeds at 10 Hz interleaved with pinging at the same 
frequency. These medium sampled data values are stored for later 
transmission. Meanwhile two accelerometers are sampled at 500 Hz and 
stored in a rolling-buffer. One minute into the fall the optical 
switch is enabled to interrupt on contact with the sediment. 
4.3.3 Deceleration through the sediment 
This, PHASE2/ of the sampling is instigated by an interrupt from 
the optical switch or, as a backup, by the deceleration signals 
exceeding a threshold. PHASE2 is similar to PHASEl except that it 
times-out after 2 seconds and no pings are transmitted. 
4.3.4 Transmission of resting attitude 
This is a live transmission using free running pinging at 1/2 Hz 
repetition rate of tilt and accelerometer signals for a few minutes. 
4.3.5 First transponding session 
Ten minutes of transponding at this time, before the ship has had 
a chance to drift away, allows the penetration depth of the transducer 
to be determined acoustically. (Doppler shift imposed on the 10 Hz 
pinging during the fall through the water-column also allows the 
terminal velocity to be calculated). 
4.3.6 Logged data transmissions 
The fast rate (500 Hz) data that has been sampled into 
rolling-buffers is backed up to a point 1/2 second before deceleration 
commenced and is copied into other buffers before being transmitted by 
free running P.I.T. The medium rate (10 Hz) data sampled through the 
water-column follows similarly encoded. This sequence is not in the 
correct temporal order but it is considered desirable to transmit the 
more important fast rate data first before anything can go wrong. It 
might help the immediate interpretation of the logged data if the 
samples in each batch were transmitted in reverse order. 
4.3.7 Second transponding session 
By the time the complete logged data set has been sent 1 to 2 
hours will have passed during which the ship can have drifted several 
miles from the launch site. A suitable period of transponding at this 
stage will allow the penetrator's position to be fixed and for the 
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ship to manoeuvre back to a point overhead. 
4.3.8 Second session of live pinging 
This is a good opportunity, for 5 to 10 minutes, to find out 
whether the attitude of the penetrator has changed and to get a stable 
temperature measurement in case temperature compensation needs to be 
applied to any of the data. 
4.3.9 Logged data transmission with JRC format 
One of the accelerometer channels is retransmitted with a 
different format to provide data for tests on the Meteosat 
transceiver. 
4.3.10 The end 
Rather than simply stopping the program it might as well repeat 
itself indefinitely by looping back to transmit the fast data again 
(Section 4.3.5). 
In future it may be required that after several repetitions of 
the logged data the telemetry system should reduce power consumption 
to a minimum and sample and log data at a slow rate over months or 
years and come fully awake to transmit that data on demand. 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 
1: NAM FORTH 
2 : % FILENAME "FORTH1.SRC" 
3 : * TURBO FORTH FOR PENETRATOR 
4 : * STARTING IN ROM AT $ E 0 0 0 
0 0 0 8 6 : NBLK EQU 8 
EOOO 7 : MEMEND EQU 68*NBLK+$DDE0 
DFFF 8 : MEMTOP EQU $DFFF 
0 0 1 1 9 : ACIAC EQU $ 1 1 
0 0 1 2 1 0 : AC I AD EQU $ 1 2 
1 1 : * 
0 0 8 0 1 2 : ORG $ 8 0 
0 0 8 0 1 3 : MUDFLG RMB 2 
0 0 8 2 1 4 : HLFCYC RMB 2 
0 0 8 4 1 5 : OVRFWS RMB 2 
0 0 8 6 1 6 : SIGFLG RMB 2 
0 0 8 8 1 7 : DWNCNT RMB 2 
1 8 : * 
1 9 : * INTERRUPT VECTORS 
OODO 2 0 : ORG $ D 0 
OODO 7 E F F 9 5 2 1 : SCI JMP TRAP s e r i a l i n t e r r u p t 
0 0 D 3 7E F F 9 5 2 2 : TOF JMP TRAP T i m e r o v e r — f l o w i n t e r r u p t 
0 0 D 6 7 E F F 9 5 2 3 : OCF JMP TRAP O u t p u t c o m p a r e i n t e r r u p t 
0 0 D 9 7E F F 9 5 2 4 : ICF JMP TRAP I n p u t c a p t u r e i n t e r r u p t 
OODC 7 E F F 9 5 2 5 : IRQl JMP TRAP P I A i n t e r r u p t s . 
2 6 : * 
OOEO 2 7 : ORG $ E 0 
OOEO 2 8 : N RMB 1 0 
OOEA 2 9 : RMB 6 
OOFO 3 0 : XTEMP RMB 2 
0 0 F 2 3 1 : 
TO • 
UP RMB 2 
2 0 0 0 3 3 : 
* 
ORG $ 2 0 0 0 
3 4 : * 
2 0 0 0 C5 3 5 : FCB $ C 5 
2 0 0 1 4 6 3 6 : FCC "FORT" 
2 0 0 2 4 F 5 2 
2 0 0 4 5 4 
2 0 0 5 C8 3 7 : FCB $ C 8 
2 0 0 6 FD DO 3 8 : FDB NOOP-7 
2 0 0 8 BD E 9 C 5 3 9 : FORTH JSR DODOES 
2 0 0 B 7 E EFD2 4 0 : JMP DOVOC 
2 0 0 E 8 1 AO 4 1 : FDB $ 8 1 AO 
2 0 1 0 2 0 2D 4 2 : FDB T A S K - 7 
2 0 1 2 0 0 0 0 4 3 : FDB 0 
2 0 1 4 5 4 4 4 : FCC " T u r b o — f o r t h f o r 6 3 0 3 1 9 8 4 " 
2 0 1 5 7 5 7 2 
2 0 1 7 6 2 6 F 
2 0 1 9 2D 6 6 
2 0 IB 6 F 7 2 
2 0 ID 7 4 6 8 
2 0 I F 2 0 6 6 
2 0 2 1 6 F 7 2 
2 0 2 3 2 0 3 6 
2 0 2 5 
2 0 2 7 
2 0 2 9 
2 0 2 B 
2 0 2 D 
3 3 2 0 
3 1 3 9 
3 8 3 4 
8 4 4 5 : FCB $ 8 4 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 2 
2 0 2 E 5 4 4 6 : FCC "TAG" 
2 0 2 F 4 1 5 3 
2 0 3 1 CB 4 7 : FCB $CB 
2 0 3 2 2 0 0 0 4 8 : FDB FORTH-8 
2 0 3 4 3 9 4 9 : TASK RTS 
2 0 3 5 5 0 : 




4 0 0 0 5 2 : ORG $ 4 0 0 0 
4 0 0 0 5 3 : UORIG RMB 6 
4 0 0 6 5 4 : XSPZER RMB 2 
4 0 0 8 5 5 : XRZERO RMB 2 
4 0 0 A 5 6 : XTIB RMB 2 
4 0 0 C 5 7 : XWIDTH RMB 2 
4 0 0 E 5 8 : XWARN RMB 2 
4 0 1 0 5 9 : XFENCE RMB 
4 0 1 2 6 0 : XDP RMB 2 
4 0 1 4 6 1 : XVOCL RMB 2 
4 0 1 6 6 2 : XBLK RMB 2 . 
4 0 1 8 6 3 : XIN RMB 2 
4 0 1 A 6 4 : XOUT RMB 2 
4 0 I C 6 5 : XSCR RMB 2 
4 0 IE 6 6 : XQFSET RMB 2 
4 0 2 0 6 7 : XCONT RMB 2 
4 0 2 2 6 8 : XCURR RMB 2 
4 0 2 4 6 9 : XSTATE RMB 2 
4 0 2 6 7 0 : XBASE RMB 2 
4 0 2 8 7 1 : XDPL RMB 2 
4 0 2 A 7 2 : XFLD RMB 2 
4 0 2 C 7 3 : XCSP RMB 2 
4 0 2 E 7 4 : XRNUM RMB 2 
4 0 3 0 7 5 : XHLD RMB 2 
4 0 3 2 7 6 : XDELAY RMB 2 
4 0 3 4 7 7 : XCOLUM RMB 2 
4 0 3 6 7 8 : lOSTAT RMB 2 
4 0 3 8 7 9 : RMB 8 
4 0 4 0 8 0 : XUSE RMB 2 
4 0 4 2 8 1 : XPREV RMB 2 
4 0 4 4 8 2 : 
8 3 : * 
RMB 4 
EOOO 8 4 : ORG $ E 0 0 0 
EOOO 0 1 8 5 : ORIG NOP 
EOOl 7E F 0 8 1 8 6 : JMP CENT 
E 0 0 4 0 1 8 7 : NOP 
E 0 0 5 7 E F 0 C 9 8 8 : JMP WENT 
E 0 0 8 1 8 9 F 8 9 : FDB 6 3 0 3 , 0 0 0 2 
EOOA 0 0 0 2 
EOOC 0 0 0 0 9 0 : FDB 0 
EOOE 0 0 7 F 9 1 : BACKSP FDB $ 7 F 
EOlO 4 0 0 0 9 2 : U P I N I T FDB UORIG 
E 0 1 2 DC FE 9 3 : S I N I T FDB $DCFE 
EO14 DD DF 9 4 : R I N I T FDB $DDDF 
EO16 DD 0 0 9 5 : FDB $DDOO 
E O l S 0 0 I F 9 6 : FDB 3 1 
EO 1A 0 0 0 1 9 7 : FDB 1 
EOlC 2 0 3 5 9 8 : FENCIN FDB REND 
EOIE 4 0 4 8 9 9 : D P I N I T FDB U 0 R I G + $ 4 8 
E 0 2 0 2 0 0 8 1 0 0 : VOCINT FDB FORTH 
E 0 2 2 0 0 6 4 1 0 1 : COLINT FDB 1 0 0 
E 0 2 4 0 0 0 0 1 0 2 : 


































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































FORTH SSB MNEMONIC ASSEMBLER PAGE 4 
1 5 5 : * 
E 0 7 3 8 6 1 5 6 : FCB $ 8 6 
E 0 7 4 2 8 1 5 7 : FCC "(LOOP" 
E 0 7 5 4 0 4 F 
E 0 7 7 4 F 5 0 
E 0 7 9 A9 1 5 8 : FCB $ A 9 
E 0 7 A EO 6 4 1 5 9 : FDB ZBRAN-10 
E 0 7 C 4 F 1 6 0 : XLOOP CLR A 
E 0 7 D C6 0 1 1 6 1 : LDA B # 1 
E 0 7 F 2 0 0 £ 1 6 2 : 
1 6 3 : * 
BRA X P L 0 P 2 
EOSl 8 7 1 6 4 : FCB $ 8 7 
E 0 8 2 2 8 1 6 5 : FCC "(+LOOP"' 
E 0 S 3 2 B 4C 
£ 0 8 5 4 F 4 F 
£ 0 8 7 5 0 
£ 0 8 8 A9 1 6 6 : FCB $ A 9 
£ 0 8 9 £ 0 7 3 1 6 7 : FDB XLOOP-9 
EOSB 0 8 1 6 8 : XPLOOP INX 
E 0 8 C 0 8 1 6 9 : INX 
EOSD EC 0 0 1 7 0 : FDB $ £ C 0 0 
E 0 8 F DF FO 1 7 1 ; X P L 0 P 2 STX XTEMP 
£ 0 9 1 4D 1 7 2 : TST A 
£ 0 9 2 2A 11 1 7 3 : BPL XPLOF 
£ 0 9 4 SD 0 9 1 7 4 : BSR XPLOPS 
£ 0 9 6 OD 1 7 5 : SEC 
£ 0 9 7 £ 2 0 7 1 7 6 : SBC B 7 , X 
£ 0 9 9 A2 0 6 1 7 7 : SBC A 6 , X 
E 0 9 B 2A 1 9 1 7 8 : BPL ZBYES 
E 0 9 D 2 0 OC 1 7 9 : BRA XPLONO 
£ 0 9 F 3 0 1 8 0 : XPLOPS TSX 
£ 0 A 0 £ 3 0 4 1-81: FDB $ £ 3 0 4 
E 0 A 2 ED 0 4 1 8 2 : FDB $ E D 0 4 
E 0 A 4 3 9 1 8 3 : RTS 
E 0 A 5 8D F 8 1 8 4 : XPLOF BSR XPLOPS 
E 0 A 7 A3 0 6 1 8 5 : FDB $ A 3 0 6 
E 0 A 9 2 B OB 1 8 6 : BMI ZBYES 
EOAB 3 8 1 8 7 : XPLONO FCB $ 3 8 
EOAC 3 1 1 8 8 : INS 
EOAD 3 1 1 8 9 : INS 
EOAE 3 1 1 9 0 : I N S 
EOAF 3 1 1 9 1 : INS 
EOBO 3C 1 9 2 : FCB $ 3 C 
EOBl DE FO 1 9 3 : LDX XTEMP 
E 0 B 3 8 6 0 1 1 9 4 : LDA A # 1 
E 0 B 5 3 9 1 9 5 : RTS 
E 0 B 6 DE FO 1 9 6 : ZBYES LDX XTEMP 
E 0 B 8 4 F 1 9 7 : CLR A 
E 0 B 9 3 9 1 9 8 : 
1 9 9 : * 
RTS 
EOBA 8 4 2 0 0 : FCB $ 8 4 
EOBB 2 8 2 0 1 : FCC " ("DO" 
EOBC 4 4 4 F 
EOBE A9 2 0 2 : FCB $ A 9 
EOBF EO 8 1 2 0 3 ; FDB XPLOOP-10 
EOCl 3 2 2 0 4 : XDO PUL A 
E 0 C 2 2 0 5 : PUL B 
E0C3 DD 2 0 6 : FCB $DD,XTEMP 
E0C4 FO 
E 0 C 5 OS 2 0 7 : INX 
LDD O,X 
ADD D 4 , X 
STD 4 , X 






E0C6 0 8 2 0 8 : INX 
E0C7 EC 0 2 2 0 9 : FDB $ E C 0 2 
E 0 C 9 2 1 0 : PSH B 
EOCA 3 6 2 1 1 : PSH A 
EOCB EC 0 0 2 1 2 : FDB $ECOO 
EOCD 3 7 2 1 3 : PSH B 
EOCE 3 6 2 1 4 : PSH A 
EOCF 0 8 2 1 5 : INX 
EODO 0 8 2 1 6 : INX 
EODl DC 2 1 7 : FCB $DC,XT 
E 0 D 2 FO 
E 0 D 3 3 7 2 1 8 : PSH B 
E 0 D 4 3 6 2 1 9 : PSH A 
E 0 D 5 3 9 2 2 0 : 
2 2 1 : * 
RTS 
E0D6 8 1 2 2 2 : FCB $ 8 1 
E0D7 C9 2 2 3 : FCB $ C 9 
EODS EO BA 2 2 4 : FDB XDO-7 
EODA DF FO 2 2 5 : I STX XTEMP 
EODC 3 0 2 2 6 : TSX 
EODD EC 0 2 2 2 7 : FDB $ E C 0 2 
EODF DE FO 2 2 8 : LDX XTEMP 
EOEl ED 0 0 2 2 9 : FDB $EDOO 
E 0 E 3 0 9 2 3 0 : DEX 
E 0 E 4 0 9 2 3 1 : DEX 
E 0 E 5 3 9 2 3 2 : 
2 3 3 : * 
RTS 
E 0 E 6 8 5 2 3 4 : FCB $ 8 5 
E 0 E 7 4 4 2 3 5 : FCC " D I G I " 
E 0 E 8 4 9 4 7 
EOEA 4 9 
EOEB D4 2 3 6 : FCB $ D 4 
EOEC EO D6 2 3 7 : FDB 1 - 4 
EOEE A6 0 5 2 3 8 : D I G I T LDA A 5 , X 
EOFO 8 0 3 0 2 3 9 : SUB A # $ 3 0 
E 0 F 2 2 B 1 9 2 4 0 : BMI D I G I T 2 
E 0 F 4 8 1 OA 2 4 1 : CMP A # $ A 
E 0 F 6 2 B OA 2 4 2 : BMI DIGITO 
EOFS 8 1 11 2 4 3 : CMP A # $ 1 1 
EOFA 2 B 11 2 4 4 : BMI D I G I T 2 
EOFC 8 1 2B 2 4 5 : CMP A # $ 2 B 
EOFE 2A OD 2 4 6 : BPL D I G I T 2 
E l 0 0 8 0 0 7 2 4 7 : SUB A # 7 
E l 0 2 A1 0 3 2 4 8 : DIGITO CMP A 3 , X 
E l 0 4 2A 0 7 2 4 9 : BPL D I G I T 2 
E l 0 6 C6 0 1 2 5 0 : LDA B # 1 
E l 0 8 A7 0 5 2 5 1 : STA A 5 , X 
E l OA E 7 0 3 2 5 2 : D I G I T l STA B 3 , X 
ElOC 3 9 2 5 3 : RTS 
ElOD 5 F 2 5 4 : D I G I T 2 CLR B 
E1OE 0 8 2 5 5 : INX 
E1 OF 0 8 2 5 6 : INX 
E l 1 0 E 7 0 2 2 5 7 : STA B 2 , X 
E 1 1 2 2 0 F 6 2 5 8 : 
2 5 9 : * 
BRA D I G I T l 
E l 1 4 8 6 2 6 0 : FCB $ 8 6 
E 1 1 5 2 8 2 6 1 : FCC " ( F I N D ' 
E l 1 6 4 6 4 9 
E l 1 8 4 E 4 4 
E l lA A9 2 6 2 : FCB $ A 9 
SSB MNEMONIC ASSEMBLER PAGE 5 
LDD 2 , X 
LDD 0,X 
LDD XTEMP 
LDD 2 , X 
STD 0 , X 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 6 
E l IB EO E6 2 6 3 : FOB D I G I T - B 
E l ID 0 8 2 6 4 : PFIND INX 
E l IE 0 8 2 6 5 : INX 
E l I F EC 0 0 2 6 6 : FDB $ECOO LDD 0 , X 
E 1 2 1 DD 2 6 7 : FOB $ D D , N STD N 
E l 2 2 EO 
E l 2 3 EC 0 2 2 6 8 : FDB . $ E C 0 2 LDD 2 , X 
E 1 2 5 DD 2 6 9 : FCB $DD,N+ 2 STD N+ 2 
E 1 2 6 E2 
E l 2 7 DF FO 2 7 0 : STX XTEMP 
E 1 2 9 DE EO 2 7 1 : LDX N 
E 1 2 B E6 0 0 2 7 2 : P F I N D l LDA B O,X 
E12D D7 E6 2 7 3 : STA B N+6 
E 1 2 F C4 3 F 2 7 4 : AND B # $ 3 F 
E 1 3 1 0 8 2 7 5 : INX 
E l 3 2 DF EO 2 7 6 : STX N 
E l 3 4 DE E2 2 7 7 : LDX N+2 
E l 3 6 A6 0 0 2 7 8 : LDA A O,X 
E l 3 8 0 8 2 7 9 : INX 
E l 3 9 DF E4 2 8 0 : STX N+4 
E 1 3 B 11 2 8 1 : CBA 
E13C 2 6 2 4 2 8 2 : BNE P F I N D 4 
E 1 3 E DE E4 2 8 3 : P F I N D 2 LDX N+4 
E l 4 0 A6 0 0 2 8 4 : LDA A O,X 
E 1 4 2 0 8 2 8 5 : INX 
E l 4 3 DF E4 2 8 6 : STX N+4 
E 1 4 5 DE EO 2 8 7 : LDX N 
E l 4 7 E6 0 0 2 8 8 : LDA B O,X 
E l 4 9 0 8 2 8 9 : INX 
E14A DF EO 2 9 0 : STX N 
E 1 4 C 5D 2 9 1 : TST B 
E14D 2A 1 0 2 9 2 : BPL • PFINDS 
E 1 4 F C4 7 F 2 9 3 : AND B # $ 7 F 
E 1 5 1 11 2 9 4 : CBA 
E l 5 2 2 7 17 2 9 5 : BEQ FOUND 
E l 5 4 EE 0 0 2 9 6 : P F I N D 3 LDX O,X 
E l 5 6 2 6 D3 2 9 7 : BNE P F I N D l 
E 1 5 8 DE FO 2 9 8 : LDX XTEMP 
E15A 4 F 2 9 9 : CLR A 
E 1 5 B 5 F 3 0 0 : CLR B 
E 1 5 C ED 0 2 3 0 1 : FDB $ E D 0 2 STD 2 , X 
E 1 5 E 3 9 3 0 2 : RTS 
E 1 5 F 11 3 0 3 : PFINDS CBA 
^ 1 6 0 2 7 DC 3 0 4 : BEQ P F I N D 2 
E l 6 2 DE EO 3 0 5 : P F I N D 4 LDX N 
E l 6 4 E6 0 0 3 0 6 : P F I N D 9 LDA B O,X 
E l 6 6 0 8 3 0 7 : INX 
E l 6 7 2A FB 3 0 8 : BPL P F I N D 9 
E l 6 9 2 0 E9 3 0 9 : BRA P F I N D 3 
E16B DE FO 3 1 0 : FOUND LDX XTEMP 
E16D DC 3 1 1 : FCB $ D C , N LDD N 
E 1 6 E EO 
E 1 6 F C3 3 1 2 : FCB $ C 3 ADD D # 
E l 7 0 0 0 0 2 3 1 3 : FDB 2 
E l 7 2 ED 0 2 3 1 4 : FDB $ E D 0 2 STD 2 . X 
E l 7 4 0 9 3 1 5 : DEX 
E l 7 5 0 9 3 1 6 : DEX 
E 1 7 6 0 9 3 1 7 : DEX 
E l 7 7 0 9 3 1 8 : DEX 
E 1 7 8 D6 E6 3 1 9 : LDA B N+6 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 7 
E17A 4 F 3 2 0 : CLR A 
E 1 7 B ED 0 4 3 2 1 : FOB $ E D 0 4 
E 1 7 D ED 0 2 3 2 2 : FOB $ E D 0 2 
E 1 7 F 3 9 3 2 3 : RTS 
3 2 4 : * 
E l 8 0 8 7 3 2 5 : FCB $ 8 7 
E 1 8 1 4 5 3 2 6 : FCC "ENCLOS" 
E 1 8 2 4 E 4 3 
E 1 8 4 4C 4 F 
E 1 8 6 5 3 
E 1 S 7 C5 32-7: FCB $ C 5 
E 1 8 8 E l 1 4 3 2 8 : FOB P F I N D - 9 
E I S A E6 0 3 3 2 9 : ENCLOS LDA B 3 , X 
E 1 8 C OF FO 3 3 0 : S I X XTEMP 
E I S E EE 0 4 3 3 1 : LDX 4 , X 
E l 9 0 7 F OOEO 3 3 2 : CLR N 
E l 9 3 A6 0 0 3 3 3 : ENCL2 LDA A 0 , X 
E 1 9 5 2 7 I F 3 3 4 : BEQ ENCL6 
E 1 9 7 11 3 3 5 : CBA 
E 1 9 8 2 6 0 6 3 3 6 : BNE ENCL3 
E19A 0 8 3 3 7 : INX 
E 1 9 B 7C OOEO 3 3 8 : INC N 
E 1 9 E 2 0 F 3 3 3 9 : BRA ENCL2 
ElAO 9 6 EO 3 4 0 : ENCL3 LDA A N 
E 1 A 2 3 6 3 4 1 : PSH A 
E 1 A 3 A6 0 0 3 4 2 : ENCL4 LDA A 0 , X 
E 1 A 5 2 7 1 5 3 4 3 : BEQ ENCL7 
E 1 A 7 11 3 4 4 : CBA 
E1A8 2 7 0 6 3 4 5 : BED ENCL5 
E l A A 0 8 3 4 6 : INX 
E l A B 7C OOEO 3 4 7 : INC N 
E l A E 2 0 F 3 3 4 8 : BRA ENCL4 
E l BO D6 EO 3 4 9 : ENCL5 LDA B N 
E 1 B 2 1 7 3 5 0 : TBA 
E 1 B 3 4C 3 5 1 : INC A 
E 1 B 4 2 0 OA 3 5 2 : ERA ENCL8 
E 1 B 6 D6 EO 3 5 3 : ENCL6 LDA B N 
E 1 B 8 3 7 3 5 4 : PSH B 
E 1 B 9 5C 3 5 5 : INC B 
E l B A 2 0 0 2 3 5 6 : BRA ENCL7+2 
E l B C D6 EO 3 5 7 : ENCL7 LDA B N 
E l B E 9 6 EO 3 5 8 : LDA A N 
E l CO DE FO 3 5 9 : ENCL8 LDX XTEMP 
E 1 C 2 0 9 3 6 0 : DEX 
E 1 C 3 0 9 3 6 1 : DEX 
E 1 C 4 0 9 3 6 2 : DEX 
E 1 C 5 0 9 3 6 3 : DEX 
E1C6 A7 0 3 3 6 4 : STA A 3 , X 
E1C8 E7 0 5 3 6 5 : STA B 5 , X 
EICA 3 6 6 : PUL A 
EICB A7 0 7 3 6 7 : STA A 7 , X 
EICD 4 F 3 6 8 : CLR A 
EICE A7 0 2 3 6 9 : STA A 2 , X 
E l DO A7 0 4 3 7 0 : STA A 4 , X 
E 1 D 2 A7 0 6 3 7 1 : STA A 6 , X 
E 1 D 4 3 9 3 7 2 : RTS 
E 1 D 5 8 4 3 7 4 : FCB $ 8 4 
E1D6 4 5 3 7 5 : FCC "EMI " 
E 1 D 7 4D 4 9 
STD 4 , X 
STD 2 , X 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 8 
E 1 D 9 D4 3 7 6 : FCB $ D 4 
EIDA E l 8 0 3 7 7 : FDB E N C L O S - 1 0 
EIDC A6 0 3 3 7 8 : EMIT LDA A 3 , X 
EIDE OS 3 7 9 : I NX 
EIDF 0 8 3 8 0 : I NX 
E lEO DF FO 3 8 1 : STX XTEMP 
E 1 E 2 BD F 4 8 1 3 8 2 : JSR . REMIT 
E 1 E 5 DE F 2 3 8 3 : LDX UP 
E 1 E 7 6C I B 3 8 4 : INC XOUT+1-UORIG, 
E 1 E 9 2 6 0 2 3 8 5 : BNE * + 4 
E l E B 6C l A 3 8 6 : INC XOUT-UORIG,X 
E l E D DE FO 3 8 7 : LDX XTEMP 
E l E F 3 9 3 8 8 : 
3 8 9 : * 
RTS 
EIFO 8 3 3 9 0 : FCB $ 8 3 
E l F l 4B 3 9 1 : FCC "KE" 
E 1 F 2 4 5 
E 1 F 3 D9 3 9 2 : 
E 1 F 4 E l D5 3 9 3 : 
E 1 F 6 DF FO 3 9 4 : 
E 1 F 8 BD F 4 9 B 3 9 5 : 
E I F B DE FO 3 9 6 : 
E I F D 0 9 3 9 7 : 
E I F E 0 9 3 9 8 : 
E I F F A7 0 3 3 9 9 : 
E 2 0 1 4 F 4 0 0 : 
E 2 0 2 A7 0 2 4 0 1 : 
E 2 0 4 3 9 4 0 2 : 
4 0 3 ; 
E 2 0 5 8 9 4 0 4 : 
E 2 0 6 3 F 4 0 5 : 
KEY 
KEYl 
FCB $ D 9 






STA A 3 , X 
CLR A 
STA A 2 , X 
RTS 
FCB $ 8 9 
FCC "7TERMINA" 
E 2 0 7 5 4 4 5 
E 2 0 9 5 2 4D 
E 2 0 B 4 9 4 E 
E 2 0 D 4 1 
E 2 0 E CC 4 0 6 : FCB $CC 
E 2 0 F E l FO 4 0 7 : FDB K E Y - 6 
E 2 1 1 DF FO 4 0 8 : QTERM STX XTEMP 
E 2 1 3 BD F 4 B 1 4 0 9 : JSR PQTER 
E 2 1 6 2 0 E 3 4 1 0 : 
4 1 1 : * 
BRA KEYl 
E 2 1 8 8 2 4 1 2 : FCB $ 8 2 
E 2 1 9 4 3 4 1 3 : FCC "C" 
E21A D2 4 1 4 : FCB $ D 2 
E 2 1 B E 2 0 5 4 1 5 : FDB QTERM-12 
E21D DF FO 4 1 6 : CR STX XTEMP 
E 2 1 F BD F4BC 4 1 7 : JSR PCR 
E 2 2 2 DE FO 4 1 8 : LDX XTEMP 
E 2 2 4 3 9 4 1 9 : 
4 2 0 : * 
RTS 
E 2 2 5 8 5 4 2 1 : FCB $ 8 5 
E 2 2 6 4 3 4 2 2 : FCC "CMOV" 
E 2 2 7 4D 4 F 
E 2 2 9 5 6 
E22A C5 4 2 3 : FCB $ C 5 
E 2 2 B E 2 1 8 4 2 4 : FDB C R - 5 
E 2 2 D EC 0 2 4 2 5 : CMOVE FDB $ E C 0 2 
E 2 2 F DD 4 2 6 : FCB $ D D , N 
E 2 3 0 EO 
E 2 3 1 0 8 4 2 7 : INX 
LDD 2 . x 
STD N 
38 
FORTH SSB MNEMONIC 
E 2 3 2 0 8 4 2 8 : I NX 
E 2 3 3 EC 0 2 4 2 9 : FDB $ E C 0 2 LDD 2 , X 
E 2 3 5 DD 4 3 0 : PCB $ D D , N + 2 STD N+2 
E 2 3 6 E 2 
E 2 3 7 0 8 4 3 1 : I NX 
E 2 3 8 0 8 4 3 2 : I NX 
E 2 3 9 EC 0 2 4 3 3 : FDB . $ E C 0 2 LDD 2 , X 
E 2 3 B DD 4 3 4 : FCB $ D D , N + 4 STD N+4 
E 2 3 C E4 
E23D OS 4 3 5 : INX 
E 2 3 E 0 8 4 3 6 : INX 
E 2 3 F DP FO 4 3 7 : STX XTEMP 
E 2 4 1 DC 4 3 8 : CM0V2 PCB $ D C , N LDD N 
E 2 4 2 EO 
E 2 4 3 8 3 4 3 9 : PCB $ 8 3 SUB D # 
E 2 4 4 0 0 0 1 4 4 0 : PDB 1 
E 2 4 6 DD 4 4 1 : PCB $ D D , N STD N 
E 2 4 7 EO 
E 2 4 8 2 5 1 0 4 4 2 : BCS CM0V3 
E24A DE E4 4 4 3 : LDX N + 4 
E24C A6 0 0 4 4 4 : LDA A 0 , X 
E 2 4 E 0 8 4 4 5 : INX 
E 2 4 F DP E 4 4 4 6 : STX N + 4 
E 2 5 1 DE E 2 4 4 7 : LDX N + 2 
E 2 5 3 A7 0 0 4 4 8 : STA A 0 , X 
E 2 5 5 0 8 4 4 9 : INX 
E 2 5 6 DP E 2 4 5 0 : STX N + 2 
E 2 5 8 2 0 E7 4 5 1 : BRA CM0V2 
E25A DE PO 4 5 2 : CM0V3 LDX XTEMP 
E 2 5 C 3 9 4 5 3 : RTS 
4 5 4 : * 
E 2 5 D 8 2 4 5 5 : FCB $ 8 2 
E 2 5 E 5 5 4 5 6 : FCC "U" 
E 2 5 P AA 4 5 7 : PCB $AA 
E 2 6 0 E 2 2 5 4 5 8 : FDB CMOVE-8 
E 2 6 2 0 9 4 5 9 : USTAR DEX 
E 2 6 3 0 9 4 6 0 : DEX 
E 2 6 4 0 9 4 6 1 : DEX 
E 2 6 5 0 9 4 6 2 : DEX 
E 2 6 6 A6 0 7 4 6 3 : LDA A 7 , X 
E 2 6 8 E6 0 9 4 6 4 : LDA B 9 , X 
E26A 3D 4 6 5 : FCB $ 3 D MUL 
E 2 6 B ED 0 4 4 6 6 : FDB $ E D 0 4 STD 4 , X 
E 2 6 D A6 0 6 4 6 7 : LDA A 6 , X 
E 2 6 F E6 0 8 4 6 8 : LDA B 8 , X 
E 2 7 1 3D 4 6 9 : PCB $ 3 D MUL 
E 2 7 2 ED 0 2 4 7 0 : FDB $ E D 0 2 STD 2 , X 
E 2 7 4 EC 0 7 4 7 1 : PDB $ E C 0 7 LDD 7 , X 
E 2 7 6 3D 4 7 2 : FCB $ 3 D MUL 
E 2 7 7 ED 0 0 4 7 3 : FDB $EDOO STD 0 , X 
E 2 7 9 A6 0 6 4 7 4 : LDA A 6 , X 
E 2 7 B E6 0 9 4 7 5 : LDA B 9 , X 
E 2 7 D 3 0 4 7 6 : FCB $ 3 D MUL 
E 2 7 E E 3 0 0 4 7 7 : FDB $ E 3 0 0 ADD D 0 , X 
E 2 B 0 2 4 0 2 4 7 8 : BCC USTAR2 
E 2 S 2 6 C 0 2 4 7 9 : INC 2 , X 
E 2 8 4 E 3 0 3 4 8 0 : USTAR2 FDB $ E 3 0 3 ADD D 3 , X 
E 2 8 6 2 4 0 2 4 8 1 : BCC USTAR3 
£ 2 8 8 6C 0 2 4 8 2 : INC 2 , X 
E28A ED 0 7 4 8 3 : USTAR3 PDB $ E D 0 7 STD 7 , X 
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FORTH S S B MNEMONIC ASSEMBLER PAGE 1 0 
E 2 8 C A6 0 5 4 8 4 : LDA A 5 , X 
E 2 8 E H 7 0 9 4 8 5 : STA A 9 , X 
E 2 9 0 A6 0 2 4 8 6 : LDA A 2 , X 
E 2 9 2 A7 0 6 4 8 7 : STA A 6 , X 
E 2 9 4 0 8 4 8 8 : INX 
E 2 9 5 0 8 4 8 9 : INX 
E 2 9 6 0 8 4 9 0 : INX 
E 2 9 7 OS 4 9 1 : INX 
E 2 9 8 3 9 4 9 2 : 
4 9 3 : * 
RTS 
E 2 9 9 8 2 - 4 9 4 : FCB $ 8 2 
E 2 9 A 5 5 4 9 5 : FCC "U" 
E 2 9 B AF 4 9 6 : FCB $AF 
E 2 9 C E 2 5 D 4 9 7 : FDB USTAR 
E 2 9 E 8 6 11 4 9 8 : USLASH LDA A # 1 7 
E 2 A 0 0 8 4 9 9 : INX 
E2A1 A7 0 0 5 0 0 : STA A 0 , X 
E 2 A 3 EC 0 3 5 0 1 : FDB $ E C 0 3 
E 2 A 5 A1 0 1 5 0 2 : U S L l CMP A i , x 
E 2 A 7 2 2 0 9 5 0 3 : BHI USL3 
E 2 A 9 2 5 0 4 5 0 4 : BCS U S L 2 
E2AB E l 0 2 5 0 5 : CMP B 2 . X 
E2AD 2 4 0 3 5 0 6 : BCC U S L 3 
E2AF OC 5 0 7 : U S L 2 CLC 
E 2 B 0 2 0 0 3 5 0 8 : BRA USL4 
E 2 B 2 A3 0 1 5 0 9 : U S L 3 FDB $ A 3 0 1 
E 2 B 4 OD 5 1 0 : SEC 
E 2 B 5 6 9 0 6 5 1 1 : U S L 4 ROL 6 , X 
E 2 B 7 6 9 0 5 5 1 2 : ROL 5,'X 
E 2 B 9 6A 0 0 5 1 3 : DEC 0 , X 
E2BB 2 7 0 6 5 1 4 ; BEQ U S L 5 
E2BD 5 9 5 1 5 : ROL B 
E2BE 4 9 5 1 6 : ROL A 
E2BF 2 4 E 4 5 1 7 : BCC U S L l 
E2C1 2 0 EF 5 1 8 : BRA U S L 3 
E 2 C 3 DD 5 1 9 : U S L 5 FCB $DD,XI 
E 2 C 4 FO 
E 2 C 5 EC 0 5 
E 2 C 7 ED 0 3 
E 2 C 9 DC 
E2CA FO 
E2CB ED 0 5 
E2CD 0 8 
E2CE 3 9 
4 E 
C4 
E2 9 9 
E2CF 8 3 
E 2 D 0 4 1 
E2D1 
E 2 D 2 
E 2 D 3 
E 2 D 5 0 8 
E 2 D 6 0 8 
E 2 D 7 EC 0 0 
E 2 D 9 E4 0 3 
E2DB A4 0 2 
E2DD ED 0 2 
E2DF 3 9 
E 2 E 0 8 2 
E2E1 4 F 
LDD 3 . x 
SUB D 1 , X 
5 2 0 : 
5 2 1 : 
5 2 2 : 
5 2 3 ; 
5 2 4 : 
5 2 5 : 
5 2 6 : * 
5 2 7 : 
5 2 8 : 
5 2 9 : 
5 3 0 : 
5 3 1 : AND 
5 3 2 : 
5 3 3 : 
5 3 4 : 
5 3 5 : 
5 3 6 : 
5 3 7 : 
5 3 8 : * 
5 3 9 : 









$ E C 0 5 
$ E D 0 3 
$DC,XTEMP 
$ E D 0 5 
$ 8 3 
"AN" 
STD XTEMP 
LDD 5 . X 
STD 3 , X 
LDD XTEMP 
STD 5 , X 
FCB $ C 4 
FDB USLASH-
T I- J Y 
INX 
FDB $ECOO 
AND B 3 , X 
AND A 2 . X 
FDB $ E D 0 2 
RTS 
LDD O,X 







E 2 E 2 D2 5 4 1 : FCB $ D 2 
E 2 E 3 E 2 CF 5 4 2 : FDB AND-6 
E 2 E 5 OS 5 4 3 : OR INX 
E 2 E 6 0 8 5 4 4 : INX 
E 2 E 7 EC 0 0 5 4 5 : FDB $ E C 0 0 
E 2 E 9 EA 0 3 5 4 6 : ORA B 3 , X 
E2EB AA 0 2 5 4 7 : ORA A 2 , X 
E2ED ED 0 2 5 4 8 : FDB $ E D 0 2 
E2EF 3 9 5 4 9 : RTS 
5 5 0 : * 
E 2 F 0 8 3 5 5 1 : FCB $ 8 3 
E 2 F 1 5 8 5 5 2 : FCC "XO" 
E 2 F 2 4 F 
E 2 F 3 D2 5 5 3 : FCB $ 0 2 
E 2 F 4 E 2 EO 5 5 4 : FDB O R - 5 
E 2 F 6 0 8 5 5 5 : XOR INX 
E 2 F 7 0 8 5 5 6 : INX 
E 2 F 8 EC 0 0 5 5 7 : FDB $ECOO 
E2FA E 8 0 3 5 5 8 : EOR B 3 , X 
E2FC A8 0 2 5 5 9 : EOR A 2 , X 
E 2 F E ED 0 2 5 6 0 : FDB $ E D 0 2 
E 3 0 0 3 9 5 6 1 : RTS 
5 6 2 : * 
E 3 0 1 8 3 5 6 3 : FCB $ 8 3 
E 3 0 2 5 3 5 6 4 : FCC "SP" 
E 3 0 3 5 0 
E 3 0 4 CO 5 6 5 : FCB $ C 0 
E 3 0 5 E 2 FO 5 6 6 : FDB XOR-6 
E 3 0 7 EF 0 0 5 6 7 s SPAT STX 0 , X 
E 3 0 9 0 9 5 6 8 : DEX 
E30A 0 9 5 6 9 : DEX 
E 3 0 B 3 9 5 7 0 : RTS 
5 7 1 : * 
E 3 0 C 8 3 5 7 2 : FCB $ 8 3 
E 3 0 D 5 3 5 7 3 : FCC "SP" 
E 3 0 E 5 0 
E 3 0 F A1 5 7 4 : FCB $A1 
E 3 1 0 E 3 0 1 5 7 5 : FDB S P A T - 6 
E 3 1 2 DE F 2 5 7 6 : SPSTOR LDX UP 
E 3 1 4 EE 0 6 5 7 7 : LDX 6 , X 
E 3 1 6 3 9 5 7 8 : RTS 
5 7 9 : * 
E 3 1 7 8 3 5 8 0 : FCB $ 8 3 
E 3 1 8 5 2 5 8 1 : FCC "RP" 
E 3 1 9 5 0 
E31A A1 5 8 2 : FCB $A1 
E 3 1 B E 3 OC 5 8 3 : FDB S P S T O R - 6 
E 3 1 D 3 2 5 8 4 : RPSTOR PUL. A 
E 3 1 E 3 3 5 8 5 : PUL B 
E 3 1 F BE E 0 1 4 5 8 6 : LDS R I N I T 
E 3 2 2 3 7 5 8 7 : PSH B 
E 3 2 3 3 6 5 8 8 : PSH A 
E 3 2 4 3 9 5 8 9 : RTS 
5 9 0 : * 
E 3 2 5 8 2 5 9 1 : FCB $ 8 2 
E 3 2 6 3 B 5 9 2 : FCC 
" 
E 3 2 7 D3 5 9 3 : FCB $ D 3 
E 3 2 S E 3 17 5 9 4 : FDB R P S T O R - 6 
E32A BD E 3 5 8 5 9 5 : SEMIS JSR FROMR 
E 3 2 D 3 9 5 9 6 : RTS 
SSB MNEMONIC ASSEMBLER PAGE 11 
LDD 0 . X 
STD 2 . x 
LDD 0 , X 
STD 2 , X 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 1 2 
5 9 7 : * 
E 3 2 E 8 5 5 9 8 : FCB $ 8 5 
E 3 2 F 4C 5 9 9 ; FCC "LEAV 
E 3 3 0 4 5 4 1 
E 3 3 2 5 6 
E 3 3 3 C5 6 0 0 : FCB $ C 5 
E 3 3 4 E 3 2 5 6 0 1 ; FDB S E M I S -
E 3 3 6 DF FO 6 0 2 : LEAVE STX XTEMP 
E 3 3 S 3 0 6 0 3 : TSX 
E 3 3 9 EC 0 2 6 0 4 : FDB $ E C 0 2 
E 3 3 B ED 0 4 6 0 5 : FDB $ E D 0 4 
E 3 3 D DE FO 6 0 6 : LDX XTEMP 
E 3 3 F 3 9 6 0 7 : 
6 0 8 : * 
RTS 
E 3 4 0 8 2 6 0 9 : FCB $ 8 2 
E 3 4 1 3 E 6 1 0 : FCC II -^11 
E 3 4 2 D2 6 1 1 : FCB $ D 2 
E 3 4 3 E 3 2 E 6 1 2 : FDB LEAVE-
E 3 4 5 0 8 6 1 3 : TOR INX 
E 3 4 6 0 8 6 1 4 : INX 
E 3 4 7 DF FO 6 1 5 : STX XTEMP 
E 3 4 9 EE 0 0 6 1 6 : LDX 0 , X 
E 3 4 B 6 1 7 : PUL A 
E 3 4 C 6 1 8 : PUL B 
E 3 4 D 3 0 6 1 9 : FCB $ 3 C 
E 3 4 E 3 7 6 2 0 : PSH B 
E 3 4 F 3 6 6 2 1 : PSH A 
E 3 5 0 DE FO 6 2 2 : LDX XTEMP 
E 3 5 2 3 9 6 2 3 : 
6 2 4 : * 
RTS 
E 3 5 3 8 2 6 2 5 : FCB $ 3 2 
E 3 5 4 5 2 6 2 6 : FCC "R" 
E 3 5 5 BE 6 2 7 : FCB $BE 
E 3 5 6 E 3 4 0 6 2 8 : FDB T O R - 5 
E 3 5 8 DF FO 6 2 9 : FROMR STX XTEMP 
E 3 5 A 3 8 6 3 0 : FCB $ 3 8 
E 3 5 B 1 8 6 3 1 : FCB $ 1 8 
E 3 5 C 3 8 6 3 2 : FCB $ 3 8 
E 3 5 D 1 8 6 3 3 : FCB $ 1 8 
E 3 5 E 3C 6 3 4 : FCB $ 3 C 
E 3 5 F DE FO 6 3 5 : LDX XTEMP 
E 3 6 1 ED 0 0 6 3 6 : FDB $ E D 0 0 
E 3 6 3 0 9 6 3 7 : DEX 
E 3 6 4 0 9 6 3 8 : DEX 
E 3 6 5 3 9 6 3 9 : 
6 4 0 : * 
RTS 
E 3 6 6 8 1 6 4 1 : FCB $ 8 1 
E 3 6 7 D2 6 4 2 : FCB $ D 2 
E 3 6 8 E 3 5 3 6 4 3 : FDB FROMR-: 
E36A DF FO 6 4 4 : R STX XTEMP 
E 3 6 C 3 0 6 4 5 : TSX 
E 3 6 D EC 0 2 6 4 6 : FDB $ E C 0 2 
E 3 6 F DE FO 6 4 7 : LDX XTEMP 
E 3 7 1 ED 0 0 6 4 8 : FDB $ E D 0 0 
E 3 7 3 0 9 6 4 9 : DEX 
E 3 7 4 0 9 6 5 0 : DEX 
E 3 7 5 3 9 6 5 1 : 
6 5 2 : * 
RTS 
E 3 7 6 8 2 6 5 3 : FCB $ 8 2 
E 3 7 7 3 0 6 5 4 : FCC " 0 " 
LDD 2 , X 







STD 0 , X 
LDD 2 , X 
STD 0 , X 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 1 3 
E 3 7 8 BD 6 5 5 : FCB $BD 
E 3 7 9 E 3 6 6 6 5 6 : FDB R - 4 
E 3 7 B EC 0 2 6 5 7 : ZEQU FDB $EC02 LDD 2 , X 
E 3 7 D 2 7 0 3 6 5 8 : BEQ ZEQU2 
E 3 7 F 4 F 6 5 9 : CLR A 
E 3 8 0 C6 FF 6 6 0 * LDA B # $ F F 
E 3 8 2 5C 6 6 1 : ZEQU2 INC B 
E 3 B 3 ED 0 2 6 6 2 : FDB $ED02 STD 2 , X 
E 3 8 5 3 9 6 6 3 : 
6 6 4 : * 
RTS 
E 3 8 6 8 2 6 6 5 : FCB $ 8 2 
E 3 8 7 3 0 6 6 6 : FCC " 0 " 
E 3 8 8 BC 6 6 7 : FCB $BC 
E3S9 E 3 7 6 6 6 8 : FDB ZEQU-5 
E38B 5 F 6 6 9 : ZLESS CLR B 
E3SC A6 0 2 6 7 0 : LDA A 2.x 
E 3 8 E 2A 0 1 6 7 1 : BPL Z L E S S 2 
E 3 9 0 5C 6 7 2 : INC B 
E 3 9 1 4 F 6 7 3 : ZLESS2 CLR A 
E 3 9 2 ED 0 2 6 7 4 : FDB $ E D 0 2 STD 2 , X 
E 3 9 4 3 9 6 7 5 : 
6 7 6 : * 
RTS 
E 3 9 5 8 1 6 7 7 : FCB $ 8 1 
E 3 9 6 AB 6 7 8 : FCB $AB 
E 3 9 7 E 3 8 6 6 7 9 : FDB Z L E S S - 5 
E 3 9 9 EC 0 2 6 8 0 : PLUS FDB $ E C 0 2 LDD 2 , X 
E 3 9 B E 3 0 4 6 8 1 : FDB $ E 3 0 4 ADD D 4 , 
E 3 9 D ED 0 4 6 8 2 : FDB $ E D 0 4 STD 4 , X 
E 3 9 F 0 8 6 8 3 : INX 
E 3 A 0 0 8 6 8 4 : INX 
E3A1 3 9 6 8 5 : 
6 8 6 : * 
RTS 
E 3 A 2 8 2 6 8 7 : FCB $ 8 2 
E 3 A 3 4 4 6 8 8 : FCC "D" 
E 3 A 4 AB 6 8 9 : FCB $AB 
E 3 A 5 E 3 9 5 6 9 0 : FDB P L U S - 4 
E3A7 EC 0 4 6 9 1 : DPLUS FDB $ E C 0 4 LDD 4 , X 
E3A9 E 3 OS 6 9 2 : FDB $ E 3 0 8 ADD D 8, 
E3AB ED 0 8 6 9 3 : FDB $ E D 0 8 STD 8, X 
E3AD EC 0 2 6 9 4 : FDB $ E P 0 2 LDD 2 , X 
E3AF E 9 0 7 6 9 5 : ADC B 7 , X 
E3B1 A9 0 6 6 9 6 : ADC A 6 , X 
E 3 B 3 ED 0 6 6 9 7 : FDB $ E D 0 6 STD 6 , X 
E 3 B 5 0 8 6 9 8 : INX 
E 3 B 6 0 8 6 9 9 : INX 
E 3 B 7 0 8 7 0 0 : INX 
E 3 B 8 0 8 7 0 1 : INX 
E 3 B 9 3 9 7 0 2 : 
7 0 3 : * 
RTS 
E3BA 8 5 7 0 4 : FCB $ 8 5 
E3BB 4D 7 0 5 : FCC "MINU" 
E3BC 4 9 4 E 
E3BE 5 5 
E3BF D3 7 0 6 : FCB $ D 3 
E3C0 E 3 A2 7 0 7 : FDB D P L U S - 5 
E3C2 4 F 7 0 8 : MINUS CLR A 
E 3 C 3 5 F 7 0 9 : CLR B 
E 3 C 4 A3 0 2 7 1 0 : FDB $ A 3 0 2 SUB D 2 , : 
E3C6 ED 0 2 7 1 1 : FDB $ E D 0 2 STD 2 , X 



























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































FORTH SSB MNEMONIC ASSEMBLER PAGE 1 5 
E 4 1 8 0 9 7 6 5 : DEX 
E 4 1 9 0 9 7 6 6 : DEX 
E 4 1 A 3 9 7 6 7 : 
7 6 8 : * 
RTS 
E 4 1 B 8 2 7 6 9 : FCB $ 8 2 
E 4 1 C 2 B 7 7 0 : FCC II ^ II 
E 4 1 D A1 7 7 1 : FCB $A1 
E 4 1 E E 4 OE 7 7 2 ; FDB D U P - 6 
E 4 2 0 EC 0 4 7 7 3 ; PSTORE FDB $ E C 0 4 
E 4 2 2 DF FO 7 7 4 : STX XTEMP 
E 4 2 4 EE 0 2 7 7 5 ; LDX 2 , X 
E 4 2 6 E 3 0 0 7 7 6 : FDB $ E 3 0 0 
E 4 2 8 ED 0 0 7 7 7 : FDB $EDOO 
E42A DE FO 7 7 8 : LDX XTEMP 
E 4 2 C 0 8 7 7 9 : INX 
E 4 2 D 0 8 7 8 0 : INX 
E 4 2 E 0 8 7 8 1 : INX 
E 4 2 F 0 8 7 8 2 : INX 
E 4 3 0 3 9 7 8 3 : 
7 8 4 : * 
RTS 
E 4 3 1 8 6 7 8 5 : FCB $ 8 6 
E 4 3 2 5 4 7 8 6 : FCC "TOGGL 
E 4 3 3 4 F 4 7 
E 4 3 5 4 7 4C 
E 4 3 7 C 5 7 8 7 : FCB $ C 5 
E 4 3 8 E4 IB 7 8 8 : FDB PSTORE 
E 4 3 A BD E 3 E 9 7 8 9 : TOGGLE JSR OVER 
E 4 3 D BD E 4 5 E 7 9 0 : JSR CAT 
E 4 4 0 BD E 2 F 6 7 9 1 : JSR XOR 
E 4 4 3 BD E 4 0 1 7 9 2 : JSR SWAP 
E 4 4 6 BD E 4 8 2 7 9 3 : JSR CSTORE 
E 4 4 9 3 9 7 9 4 : 
7 9 5 : * 
RTS 
E 4 4 A 8 1 7 9 6 : FCB $ 8 1 
E 4 4 B CO 7 9 7 : FCB $CO 
E 4 4 C E 4 3 1 7 9 8 : FDB TOGGLE-
E 4 4 E DF FO 7 9 9 : AT STX XTEMP 
E 4 5 0 EE 0 2 8 0 0 : LDX 2 , X 
E 4 5 2 EC 0 0 8 0 1 : FDB $ECOO 
E 4 5 4 DE FO 8 0 2 ; LDX XTEMP 
E 4 5 6 ED 0 2 8 0 3 : FDB $ E D 0 2 
E 4 5 8 3 9 8 0 4 : 
8 0 5 : * 
RTS 
E 4 5 9 8 2 8 0 6 : FCB $ 8 2 
E 4 5 A 4 3 8 0 7 : FCC "C" 
E 4 5 B CO 8 0 8 : FCB $ C 0 
E 4 5 C E 4 4A 8 0 9 : FDB A T - 4 
E 4 5 E DF FO 8 1 0 : CAT STX XTEMP 
E 4 6 0 EE 0 2 8 1 1 ; LDX 2 , X 
E 4 6 2 4 F 8 1 2 : CLR A 
E 4 6 3 E6 0 0 8 1 3 : LDA B 0 , X 
E 4 6 5 DE FO 8 1 4 : LDX XTEMP 
E 4 6 7 ED 0 2 8 1 5 : FDB $ E D 0 2 
E 4 6 9 3 9 8 1 6 : 
8 1 7 : * 
RTS 
E 4 6 A 8 1 8 1 8 : FCB $ 8 1 
E 4 6 B A1 8 1 9 : FCB $A1 
E 4 6 C E 4 5 9 8 2 0 : FDB C A T - 5 
E 4 6 E EC 0 4 8 2 1 : STORE FDB $ E C 0 4 
E 4 7 0 DF FO 8 2 2 : STX XTEMP 
LDD 4 , X 
ADD D 0 , X 
STD 0 , X 
LDD 0 , X 
STD 2 , X 
STD 2 , X 
LDD 4 , X 
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FORTH S S B MNEMONIC ASSEMBLER PAGE 1 6 
E 4 7 2 EE 0 2 
E 4 7 4 ED 0 0 
E 4 7 6 DE FO 
E 4 7 8 0 8 
E 4 7 9 0 8 
E 4 7 A 0 8 
E 4 7 B 0 8 
E 4 7 C 3 9 
E 4 7 D 
E 4 7 E 
E 4 7 F 
E 4 8 0 
E 4 8 2 
E 4 S 4 
E 4 8 6 
E 4 8 8 
E 4 8 A 
E 4 8 C 
E 4 8 D 
E 4 8 E 
E 4 8 F 
E 4 9 0 
E491 
E 4 9 2 
E 4 9 3 
E 4 9 5 
E 4 9 8 
E 4 9 B 
E 4 9 E 
E 4 A 1 
E 4 A 4 






E 4 6A 















BD E 8 6 C 
BD E 8 2 7 
BD E 6 4 8 
BD E 4 4 E 
BD E 6 3 9 
BD E 4 6 E 
BD E E 5 9 




E 4 B 0 E 4 9 1 
E 4 B 2 BD E 8 9 5 
E 4 B 5 BD E 0 4 4 
E 4 B 8 39 
E4B9 BD E 6 F 6 
E4BC BD E 9 1 7 
E 4 B F BD E 8 F 5 
E 4 C 2 3 9 
E 4 C 3 
E4C 4 
E 4 C 5 




4 F 4 E 
5 3 5 4 
4 E 
823: 
8 2 4 : 
8 2 5 : 
826: 
8 2 7 : 
828: 
8 2 9 : 
830^ 
8 3 1 : 
8 3 2 : 
833: 
8 3 4 : 
8 3 5 : 
836: 
837: 
8 3 8 : 
8 3 9 : 
8 4 0 : 
8 4 1 : 
8 4 2 : 
8 4 3 : 
844: 
845: 
8 4 6 : 
8 4 7 : 
8 4 8 : 
8 4 9 : 
8 5 0 : 
8 5 1 : 
8 5 2 : 
853: 
8 5 4 : 
8 5 5 : 
8 5 6 : 
8 5 7 : 
8 5 8 : 








8 6 7 : 
868: 
8 6 9 : 
8 7 0 : 
8 7 1 : 
872: 




























J S R 
JSR 
J S R 
JSR 
J S R 
JSR 











J S R 
R T S 
FCB 
FCC 
2 , X 
$EDOO 
XTEMR 




S T O R E - 4 
5 , X 
XTEMP 
2 , X 





C S T O R E - 5 
QEXEC 








$ B B 
C O L O N - 4 
QCSP 
C L I T E R 






E4CB D 4 8 7 3 : FCB $ D 4 
E4CC E 4 AE 8 7 4 : FDB SEMI-4 
E4CE BD E E 5 9 8 7 5 : CON J S R CREATE 
E 4 D 1 BD E 9 1 7 8 7 6 : J S R SMUDGE 
E 4 D 4 BD E 5 3 E 8 7 7 : J S R THREE 
E 4 D 7 BD E 6 D 9 8 7 8 : J S R ALLOT 
E4DA BD E 6 E 4 8 7 9 : J S R COMMA 
46 -
FORTH SSB MNEMONIC ASSEMBLER PAGE 17 
E4DD BD E 9 5 2 8 8 0 : JSR PSCODE 
E 4 E 0 DF FO 8 8 1 : DOCON STX XTEMP 
E 4 E 2 3 8 8 8 2 : FCB $ 3 8 PULX 
E 4 E 3 EC 0 0 8 8 3 : FDB $ECOO LDD 0 , X 
E 4 E 5 DE FO 8 8 4 : LDX XTEMP 
E 4 E 7 ED 0 0 8 8 5 : FDB $EDOO STD 0 , X 
E 4 E 9 0 9 8 8 6 : DEX 
E4EA 0 9 8 8 7 : DEX 
E4EB 3 9 8 8 8 : 
8 8 9 : * 
RTS 
E4EC 8 8 8 9 0 : FCB $ 8 8 
E4ED 5 6 8 9 1 : FCC "VARIABL" 
E4EE 4 1 5 2 
E 4 F 0 4 9 4 1 
E 4 F 2 4 2 4C 
E 4 F 4 C5 8 9 2 : FCB $ C 5 
E 4 F 5 E 4 C3 8 9 3 : FDB C O N - 1 1 
E 4 F 7 BD E4CE 8 9 4 : VAR JSR CON . 
E4FA BD E 9 5 2 8 9 5 : JSR PSCODE 
E4FD 3 2 8 9 6 : DOVAR PUL A 
E4FE 3 3 8 9 7 : PUL B 
E4FF ED 0 0 8 9 8 : FDB $EDOO STD 0 , X 
E 5 0 1 0 9 8 9 9 : DEX 
E 5 0 2 0 9 9 0 0 : DEX 
E 5 0 3 3 9 9 0 1 : 
9 0 2 : * 
RTS 
E 5 0 4 8 4 9 0 3 : FCB $ 8 4 
E 5 0 5 5 5 9 0 4 : FCC "USE" 
E 5 0 6 5 3 4 5 
E 5 0 S D 2 9 0 5 : FCB $ D 2 
E 5 0 9 E 4 EC 9 0 6 : FDB V A R - 1 1 
E 5 0 B BD E4CE 9 0 7 : USER JSR CON 
E 5 0 E BD E 9 5 2 9 0 8 : JSR PSCODE 
E 5 1 1 DF FO 9 0 9 : DOUSER STX XTEMP 
E 5 1 3 3 8 9 1 0 : FCB $ 3 8 PULX 
E 5 1 4 EC 0 0 9 1 1 : FDB $ECOO LDD 0 , X 
E 5 1 6 DE FO 9 1 2 : LDX XTEMP 
E 5 1 8 D3 9 1 3 : FCB $ D 3 , U P ADD D UP 
E 5 1 9 F 2 
E51A ED 0 0 9 1 4 : FDB $EDOO STD 0 , X 
E 5 1 C 0 9 9 1 5 : DEX 
E 5 1 D 0 9 9 1 6 : DEX 
E 5 1 E 3 9 9 1 7 : 
9 1 8 : * 
RTS 
E 5 1 F 8 1 9 1 9 : FCB $ 8 1 
E 5 2 0 BO 9 2 0 : FCB $ B 0 
E 5 2 1 E 5 0 4 9 2 1 : FDB U S E R - 7 
E 5 2 3 BD E 4 E 0 9 2 2 : ZERO JSR DOCON 
E 5 2 6 0 0 0 0 9 2 3 : 
9 2 4 : * 
FDB 0 
E 5 2 8 8 1 9 2 5 : FCB $ 8 1 
E 5 2 9 B1 9 2 6 : FCB $ B 1 
E52A E 5 I F 9 2 7 : FDB ZERO-4 
E 5 2 C BD E 4 E 0 9 2 8 : ONE JSR DOCON 
E 5 2 F 0 0 0 1 9 2 9 : 
9 3 0 : * 
FDB 1 
E 5 3 1 8 1 9 3 1 : FCB $ 8 1 
E 5 3 2 B 2 9 3 2 : FCB $ B 2 
E 5 3 3 E 5 2 8 9 3 3 : FDB O N E - 4 
E 5 3 5 BD E 4 E 0 9 3 4 : TWO JSR DOCON 
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E 5 3 8 00 0 2 9 3 5 : FDB 2 
936 i & 
81 9 3 7 : FCB $81 
ES3B B 3 9 3 8 : FCB $B3 
E 5 3 C E5 31 9 3 9 : FDB TWO-4 
E53E BD E4E0 9 4 0 : THREE JSR DOCON 
E 5 41 00 03 9 4 1 : FDB 
942: $ 
E 5 4 3 8 2 9 4 3 : FCB $82 
E544 42 9 4 4 : FCC "B" 
E545 CC 945: FCB $CC 
E546 E5 3A 946: FDB THREE-4 
E548 BD E4E0 947: BL JSR DOCON 
E54B 00 20 948: FDB $20 
949: * 
E54D 85 950: FCB $85 
E54E 46 951: FCC " F I R S " 
E54F 49 52 
E551 53 
E552 D4 952: FCB $ D 4 
E553 E5 43 953: FDB BL-5 
E555 BD E4E0 954: FIRST JSR DOCON 
E558 DD EO 955: FDB MEMEND/NBLK-
956: * 
E55A 85 957: FCB $85 
E55B 4C 958: FCC "LIMI" 
E 5 5 C 49 4D 
E55E 49 
E 5 5 F D4 959: FCB $D4 
E 5 6 0 E5 4D 960: FDB F I R S T - S 
E 5 6 2 BD E 4 E 0 961: LIMIT JSR DOCON 
E 5 6 5 EO 0 0 962: FDB MEMEND 
963: * 
E567 85 964: FCB $85 
E568 42 965: FCC " B / B U " 
E569 2 F 42 
E56B 55 
E56C C6 966: FCB $C6 
E56D E5 5A 967: FDB LIMIT-S 
E56F BD E4E0 968: BBUF JSR DOCON 
E572 00 40 969: FDB 64 
970: * 
E574 85 971: FCB $85 
E575 42 972: FCC "B/SC" 
E576 2F 53 
E57S 43 
E579 02 973: FCB $D2 
E57A E5 67 974: FDB BBUF-8 
E57C BD E4E0 9 7 5 : BSCR JSR DOCON 
E57F 0 0 10 9 7 6 : FDB 16 
9 7 7 : * 
E 5 8 1 8 7 9 7 8 : FCB $ 8 7 
E582 2B 9 7 9 : FCC "+ORIGI" 
E 5 8 3 4F 52 
E 5 8 5 4 9 47 
E 5 8 7 49 
E 5 8 8 CE 9 8 0 : FCB $CE 
E589 E5 74 9 8 1 : FDB BSCR-8 
E 5 8 B BD E02C 9 8 2 : PORIG JSR LIT 
ESSE EO 00 9 8 3 : FDB OR IG 
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E 5 9 0 BD E 3 9 9 9 8 4 : JSR PLUS 
E 5 9 3 3 9 9 8 5 : RTS 
9 8 6 : * 
E 5 9 4 8 2 9 8 7 : FCB $ 8 2 
E 5 9 5 9 8 8 : FCC "S" 
E 5 9 6 BO 9 8 9 : FCB $ B 0 
E 5 9 7 E5 8 1 9 9 0 : FOB P O P I G - 1 0 
E 5 9 9 BD E 5 1 1 9 9 1 : SZERD JSR DOUSER 
E 5 9 C 0 0 0 6 9 9 2 : 
% 
FDB XSRZER-UORIG 
E 5 9 E 8 2 9 9 4 : FCB $ 8 2 
E 5 9 F 5 2 9 9 5 : FCC "R" 
E 5 A 0 BO 9 9 6 : FCB $ B 0 
E5A1 E 5 9 4 9 9 7 : FDB S Z E R O - 5 
E 5 A 3 BD E 5 1 1 9 9 8 : RZERO JSR DOUSER 
E5A6 0 0 0 8 9 9 9 : FDB XRZERO-UORIG 
1 0 0 0 : * 
E5AB 8 3 1 0 0 1 : FCB $ 8 3 
E 5 A 9 5 4 1 0 0 2 : FCC " T I " 
E5AA 4 9 
E5AB C2 1 0 0 3 : FCB $ C 2 
E5AC E 5 9 E 1 0 0 4 : FDB RZERO-5 
E5AE BD E 5 1 1 1 0 0 5 : T I B JSR DOUSER 
E5B1 0 0 OA 1 0 0 6 : FDB XTIB-UORIG 
1 0 0 7 : * 
E 5 B 3 8 5 1 0 0 8 : FCB $ 8 5 
E 5 B 4 5 7 1 0 0 9 : FCC "WIDT" 
E 5 B 5 4 9 4 4 
E 5 B 7 5 4 
E 5 B 8 CO 1 0 1 0 : FCB $ C 8 
E 5 B 9 E 5 A8 1 0 1 1 : FDB T I B - 6 
E5BB BD E 5 1 1 1 0 1 2 : WIDTH JSR DOUSER 
E5BE 0 0 OC 1 0 1 3 : FDB XWIDTH-U0RI6 
1 0 1 4 : * 
E 5 C 0 8 7 1 0 1 5 : FCB $ 8 7 
E5C1 5 7 1 0 1 6 : FCC "WARNIN" 
E 5 C 2 4 1 5 2 
E 5 C 4 4 E 4 9 
E 5 C 6 4 E 
E5C7 C7 1 0 1 7 : FCB $ C 7 
E 5 C 8 E 5 B3 1 0 1 8 : FDB WIDTH-8 
E5CA BD E 5 1 1 1 0 1 9 : WARN JSR DOUSER 
E5CD 0 0 OE 1 0 2 0 : FDB XWARN-UORIG 
1 0 2 1 : * 
^?5CF 8 5 1 0 2 2 : FCB $ 8 5 
ESPO 4 6 1 0 2 3 : FCC "FENC" 
ESDI 4 5 4 E 
E 5 D 3 4.3 
E5D4 C5 1 0 2 4 : FCB $ C 5 
E 5 D 5 E 5 CO 1 0 2 5 : FDB WARN-10 
E5D7 BD E S l l 1 0 2 6 : F ENCE JSR DOUSER 
E5DA 0 0 1 0 1 0 2 7 : FDB XFENCE-UQRIG 
i 0 2 8 : % 
E5DC 8 2 1 0 2 9 - FCB $ 8 2 
E5DD 4 4 1 0 3 0 : FCC "D" 
E5DE DO 1 0 3 1 : FCB $ D 0 
E5DF E 5 OF 1 0 3 2 : FDB F E N C E - 8 
E5E1 BD E 5 1 1 1 0 3 3 : DP JSR DOUSER 
E 5 E 4 0 0 1 2 1 0 3 4 : FDB XDF-UORiG 
1 0 3 5 : * 
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E 5 E 6 8 3 1 0 3 6 : FCB $ 8 8 
E 5 E 7 5 6 1 0 3 7 : FCC "VOC-LIN" 
E 5 E 8 4 F 4 3 
E5EA 2D 4C 
E5EC 4 9 4 E 
E5EE CB 1 0 3 8 : FCB $CB 
E5EF E5 DC 1 0 3 9 : FOB D P - 5 
E 5 F 1 BD £ 5 1 1 1 0 4 0 : VOCLIN JSR DOUSER 
E 5 F 4 0 0 1 4 1 0 4 1 : FDB XVOCL-UORIG 
1 0 4 2 s $ 
E 5 F 6 8 3 1 0 4 3 : FCB $ 8 3 
E 5 F 7 4 2 1 0 4 4 : FCC "BL" 
E 5 F 8 4C 
E 5 F 9 CB 1 0 4 5 : FCB $CB 
E5FA E5 E6 1 0 4 6 : FDB V O C L I N - 1 1 
E5FC BD E 5 1 1 1 0 4 7 : BLK JSR DOUSER 
E 5 F F 0 0 1 6 1 0 4 8 : FDB XBLK-UORIG 
1 0 4 9 : t 
E 6 0 1 8 2 1 0 5 0 : FCB $ 8 2 
E 6 0 2 4 9 1 0 5 1 : FCC " I " 
E 6 0 3 CE 1 0 5 2 : FCB $CE 
E 6 0 4 E 5 F 6 1 0 5 3 : FDB B L K - 6 
E 6 0 6 BD E 5 1 1 1 0 5 4 : IN JSR DOUSER 
E 6 0 9 0 0 1 8 1 0 5 5 : FDB XIN-UORIG 
1 0 5 6 : * 
E 6 0 B 8 3 1 0 5 7 : FCB $ 8 3 
E 6 0 C 4 F 1 0 5 8 : FCC "OU" 
E 6 0 D 5 5 
E 6 0 E D4 1 0 5 9 : FCB $ D 4 
E 6 0 F E6 0 1 1 0 6 0 : FDB I N - 5 
E 6 1 1 BD E 5 1 1 1 0 6 1 : OUT JSR DOUSER 
E 6 1 4 0 0 l A 1 0 6 2 : FDB XOUT-UORIG 
1 0 6 3 : * 
E 6 1 6 8 3 1 0 6 4 : FCB $ 8 3 
E 6 1 7 5 3 1 0 6 5 : FCC "SC" 
E 6 1 8 4 3 
E 6 1 9 D2 1 0 6 6 : FCB $ D 2 
E 6 1 A E6 OB 1 0 6 7 : FDB O U T - 6 
E 6 1 C BD E 5 1 1 1 0 6 8 : SCR JSR DOUSER 
E 6 1 F 0 0 IC 1 0 6 9 : FDB XSCR-UORIG 
1 0 7 0 : * 
E 6 2 1 8 6 1 0 7 1 : FCB $ 8 6 
E 6 2 2 4 F 1 0 7 2 : FCC "OFFSE" 
E 6 2 3 4 6 4 6 
E 6 2 5 5 3 4 5 
E 6 2 7 D4 1 0 7 3 ; FCB $ D 4 
E 6 2 8 E6 1 6 1 0 7 4 : FDB S C R - 6 
E62A BD E 5 1 1 1 0 7 5 : OFSET JSR DOUSER 
E 6 2 D 0 0 I E 1 0 7 6 : FDB XOFSET-UORIG 
1 0 7 7 : * 
E 6 2 F 8 7 1 0 7 8 : FCP $ 8 7 
E 6 3 0 4 3 1 0 7 9 : FCC "CONTEX" 
E 6 3 1 4 F 4 E 
E 6 3 3 5 4 4 5 
E 6 3 5 5 8 
E 6 3 6 D4 1 0 8 0 : FCB $D4 
E 6 3 7 E6 2 1 1 0 8 1 : FDB O F S E T - 9 
E 6 3 9 BD E 5 1 1 1 0 8 2 : CONTXT JSR DOUSER 
E 6 3 C 0 0 2 0 1 0 8 3 : FDB XCONT-UORIG 
1 0 8 4 : t 
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E63E 87 1085: FCB $87 
E63F 43 1086: FCC "CURREN" 
E640 5 5 52 
E 6 4 2 52 45 
E644 4E 
E 6 4 5 D4 1087: FCB $D4 
E646 E6 2F 1 0 8 8 : FDB CONTXT-10 
E648 BD E511 1089: CURENT JSR DOUSER 
E64B 00 22 1090s FDB XCURR-UORIG 
1091: * 
E 6 4 D 8 5 1092: FCB $ 8 5 
E64E 53 1 0 9 3 : FCC "STAT" 
E64F 54 41 
E 6 5 1 54 
E652 C5 1094: FCB $C5 
E653 E6 3E 1 0 9 5 : FDB CURENT-10 
E655 BD E511 1096: STATE JSR DOUSER 
E658 00 24 1097: FDB XSTATE-UGRIG 
1098s * 
E65A 84 1099: FCB $84 
E65B 42 1100: FCC "BAS" 
E65C 41 53 
E65E C5 1101s FCB $C5 
E65F E6 4D 1102: FDB STATE-8 
E661 BD E511 1103: BASE JSR DOUSER 
E664 00 26 1104: FDB XBASE-UORIG 
1105: * 
E666 8 3 1106: FCB $83 
E667 44 1107: FCC "DP" 
E668 50 
E669 CC 1108: FCB $CC 
E66A E6 5A 1109: FDB BASE-7 
E66C BD E511 1110s DPL JSR DOUSER 
E66F 00 28 1111: FDB XDPL-UORIG 
1112s * 
E671 83 1113: FCB $83 
E672 46 1114: FCC "FL" 
E673 4C 
E674 C4 1115: FCB $C4 
E675 E6 66 1116s FDB DPL-6 
E677 BD E511 1117: FLD JSR DOUSER 
E67A 00 2A 1118: FDB XFLD-UORIG 
1119: * 
E67C 83 1120: FCB $83 
E67D 43 1121: FCC "CS" 
E67E 53 
E67F DO 1 1 2 2 : FCB $D0 
E680 E6 71 1 1 2 3 : FDB FLD-6 
E6B2 BD E511 1124: CSP JSR DOUSER 
E685 00 2C 1125: FDB XCSP-UORIG 
1126: * 
E687 82 1127: FCB $ 8 2 
E688 52 1 1 2 8 : FCC "R" 
E689 A3 1129: FCB $A3 
E68A E6 7C 1130: FDB CSP-6 
E68C BD E511 1131: RNUM JSR DOUSER 
E68F 00 2E 1132: FDB XRNUM-UORIG 
1133: * 
E691 83 1 1 3 4 : FCB $83 
E692 48 1135: FCC "HL" 
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E693 4 c 
e 6 9 4 C4 1 1 3 6 : 
E695 e 6 87 1137: 
E697 BD E4E0 1 1 3 8 : 
e 6 9 a 40 30 1139; 
1140: 
E69C 87 1141: 
e 6 9 d 4 3 1 1 4 2 : 
E69E 4F 4C 
E6A0 55 4D 
E6A2 4E 
E6A3 D3 1143s 
E6A4 E6 91 1144: 
E6A6 BD E511 1145: 
E6A9 00 34 1146: 
1147: 
E6AB 82 1148: 
E6AC 31 1149: 
E6AD ab 1150: 
E6AE E6 9C 1151: 
E6B0 BD e 5 2 c 1152: 
E6B3 BD E399 1153: 
E6B6 39 1154: 
h l d 
* 
f c b 
f d b 
JSR 
f d b 
FCB 














$ c 4 
r n u m - 5 
DOC ON 
XHLD 
$ 8 7 
"COLUMN" 












E6BA E6 AB 
E6BC BD E535 




E6C5 45 52 
E6C7 C5 
E6C8 E6 B7 
E6CA BD E5E1 











E6D7 E6 C3 
E6D9 BD E5E1 




E6E2 E6 D1 
E6E4 BD e 6 c a 
E6E7 BD E46E 
E6EA BD E535 





















1 1 7 5 : 
1176: 
1177: 
1 1 7 8 : 





1 1 8 4 : 
1185: 
1186: 




























f c b 
FDB 
JSR 
j s r 
j s r 
j s r 
RTS 
$82 


















$ a c 
ALLOT-S 
HERE 
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E6F1 82 1189: FCB $82 
E6F2 43 1 190 s FCC "C" 
E6F3 AC 1191: FCB $AC 
E6F4 E6 EO 1192: FOB COMMA-4 
E6F6 BD E6CA 1193: CCOMM j s r HERE 
E6F9 BD E4S2 1194: j s r CSTORE 
E6FC BD E52C 1 195: JSR ONE 
E6FF BD E6D9 1196: JSR ALLOT 
E702 39 1197: 
1198: * 
RTS 
E703 81 1199: FCB $81 
E704 AD 1200: FCB $AD 
E705 E6 F1 1201: FDB CCOMM-5 
E707 BD E3C2 1202: SUB JSR MINUS 
E70A BD E399 1203: JSR PLUS 
E70D 39 1204: 
1205: $ 
RTS 
E70E 81 1206: FCB $81 
E70F BD 1207: FCB $BD 
E710 E7 03 1208: FDB SUB-4 
E712 BD E707 1209: EQUAL JSR SUB 
E715 BD E37B 1210: JSR ZEQU 
E718 39 1211: 
1212: $ 
RTS 
E719 81 1213: FCB $81 
E71A b c 1214: FCB $BC 
E71B E7 OE 1215: FDB EQUAL-4 
E71D EC 02 1216: LESS FDB $EC02 
E71F A1 04 1217: CMP A 4,X 
E721 2E 09 1218: EST LESST 
E723 26 04 1219: BNE LESSF 
E725 El. 05 1220: CMP B 5, X 
E727 22 03 1221: BHI LESST 
E729 5F 1222: LESSF CLR B 
E72A 20 02 1223: BRA LESSX 
E72C C6 01 1224: LESST LDA B #1 
E72E 4F 1225: LESSX CLR A 
E72F ED 04 1226: FDB $ED04 
E731 08 1227: I NX 
E732 08 1228: INX 
E733 39 1229: 
1230: * 
r t s 
E734 81 1231: FCB $81 
E735 BE 1232: FCB $BE 
E736 E7 19 1233: FDB LESS-4 
E738 BD E401 1234: GREAT JSR SWAP 
E73B BD E71D 1235: JSR LESS 
E73E 39 1236: 
1237: t 
RTS 
E73F 83 1238: FCB $83 
E740 52 1239: FCC "RO" 
E741 4F 
E742 D4 1240: FCB $ d 4 
E743 E7 34 1241 : FDB GREAT—4 
E745 BD E345 1242: ROT JSR TOR 
E748 BD E401 1243: JSR SWAP 
E74B b d E358 1244: JSR FROMR 
E74E BD E401 1245: JSR SWAP 






FORTH : sb mnemonic ASSEMBLER PAGE 24 
E752 
e 7 5 3 
E754 
e 7 5 6 
E757 
e 7 5 8 
E75A 
5 0 4 1 
43 
c 5 
e 7 3F 
bd E548 
E75D bd El DC 
e 7 6 0 39 
1 2 4 8 : 
1 2 4 9 : 
1250: 
1 2 5 1 : 
1 2 5 2 : 
1253: 
1 2 5 4 : 
SPACE 
FCB 
f c c 





$ 8 5 
"SPAC" 

























































E799 44 55 
E79B DO 
E79C E7 7C 
E79E BD E414 
E7A1 BD E06E 
E7A4 27 03 




E7AC 52 41 
E7AE 56 45 
E7B0 52 53 
E7B2 C5 
E7B3 E7 97 
E7B5 bd E401 
E7BS BD E3E9 
e 7 b b BD E399 






































































































































f o r t h SSB MNEMONIC ASSEMBLER p a g e 
e 7 c 1 7 f 1300: 
e 7 c 2 BD E3E9 1301: 
E7C5 BD e 4 5 e 1 3 0 2 : 
e 7 c 8 b d E71D 1303: 
e 7 c b BD e 0 6 e 1304s 
E7CE 2 7 e 8 1305: 
E7D0 bd E401 1306: 
E7D3 BD e 3 f 7 1307: 
e 7 d 6 39 1308: 
1 3 0 9 : 
E7D7 86 1310: 
E7DS 4C 1311: 
E7D9 41 54 
E7DB 45 53 
E7DD D4 
E7DE E7 AA 
E7E0 BD E648 
E7E3 BD E44E 






E7EE E7 D7 
E7F0 BD E535 






E7FB E7 EA 
E7FD BD E53E 
E800 BD E707 
E803 BD E52C 
E806 BD E3C2 





E810 CI 1340: 
ESll E7 F7 1341: 
ESI3 BD E52C 1342: 
E816 bd E7B5 1343: 
E819 BD E53E 1 3 4 4 : 
E81C bd E399 1345: 
e 8 1 f 39 1 3 4 6 : 
1347: 
ES20 8 4 1348: 
ES21 21 1349: 
ES22 43 53 
E824 DO 1350: 
E825 e 8 OD 1351: 
e 8 2 7 bd E307 1352: 





























f c b 
j s r 
j s r 
JSR 
j s r 
BEQ 


































j s r 
j s r 










$ 7 f 
o v e r 
c a t 
l e s s 
7 BRAN 
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E32D BD E46E : 1354: JSR STORE 
E830 3 9 1355: 
1356: * 
RTS 
ES31 8 6 1357: FCB $86 
E832 3F 1 3 5 8 : f c c "7ERR0" 
ES33 4 5 5 2 
E835 52 4 f 
E837 D2 1359 s FCB $D2 
E838 e 8 20 1 3 6 0 : FDB s c s p - 7 
ES3A BD E401 1361 ; q e r r j s r SWAP 
ES3D BD E06E 1362: JSR z b r a n 
e 8 4 0 27 05 1363: BEQ QERR2 
ES42 BD EDD8 1364: JSR ERROR 
E845 20 03 1365: BRA QERR3 
ES47 BD E3F7 1366: q e r r 2 JSR DROP 





ES4B 8 5 1369: FCB $85 
E84C 3F 1370: FCC "?COM" 
E84D 43 4F 
E84F 4D 
E850 d o 1371: FCB $D0 
E851 ES 3 1 1372: FDB QERR-9 
ES53 BD e 6 5 5 1373: QCOMP JSR STATE 
E856 BD E44E 1374: JSR AT 
E859 b d E37B 1375: JSR ZEQU 
E85C BD E044 1376: JSR CLITER 
E85F 11 1377: FCB $ 1 1 
E860 BD ES3A 1 3 7 8 : JSR QERR 
E863 3 9 1 3 7 9 : 
1 3 8 0 : t 
RTS 
E864 85 1 3 8 1 : FCB $85 
E865 3 f 1 3 8 2 : FCC "?EKE" 
E866 45 58 
E868 45 
E869 d3 1383: FCB $C3 
E86A E8 4B 1384: FDB QCOMP-8 
E86C b d E655 1385: QEXEC JSR STATE 
E86F BD E44E 1386: JSR AT 
E872 BD E044 1387: JSR CLITER 
ES75 12 1388: FCB $12 
E876 b d ES3A 1389: JSR QERR 
E879 39 1390: 
1391: 
RTS 
ES7A 86 1392: FCB $86 
E87B 3F 1393: FCC "7PAIR" 
E87C 50 41 
ES7E 4 9 52 
EBSO D3 1394: FCB $D3 
E881 ES 64 1395: FDB QEXEC-S 
ESS3 BD E707 1 3 9 6 : •PAIRS JSR SUB 
E886 BD E044 1 3 9 7 : JSR CLITER 
E889 13 1 3 9 8 : FCB $13 
E88A BD E83A 1399: JSR QERR 
E8SD 39 1400: 
1401: * 
RTS 
ESSE 8 4 1402: FCB $ 8 4 
E88F 3F 1403: f c c "?CS" 
E890 43 53 
E892 DO 1 4 0 4 : FCB $D0 
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FORTH s s b mnemonic ASSEMBLER PAGE 
e 8 9 3 E8 7A 
E895 bd E307 
E898 BD E682 
ES9B BD E44E 
e 8 9 e BD E707 
E8A1 BD E044 
E8A4 14 
e g a s BD E83A 



































































E8F1 c i 
E8F2 DB 
ESF3 ES C5 
ESF5 BD E523 
E8F8 BD E655 
















1405: f o b 
1406: q c s p JSR 
1407: JSR 
1408; JSR 




1 4 1 3 : RTS 




1418: f d d 
1419: QLOAD JSR 




























1 4 4 4 : FCB 
1445: FCB 
1446: FDB 
1447: LBRAK JSR 
1448: JSR 





1454: f d b 























































E910 4D 5 5 
e 9 1 2 4 4 4 7 
E914 c 5 
E915 ES FF 
e 9 1 7 BD E7E0 
E91A BD E044 
E91D 20 
E91E BD E43A 
E921 39 
E922 83 




E926 E9 o e 
E928 BD E044 
E92B 10 
E92C BD e 6 6 1 





E933 8 7 




1 4 6 1 : 
1 4 6 2 : 
1463 s 
1 4 6 4 : 


















r t s 
f c b 
FCC 
FCB 
f o b 



























$ 8 3 
"HE" 








E937 49 4D 
E939 41 
E93A CC 1 4 8 3 : FCB $cc 
E93B E9 22 1484: FDB HEX—6 
E93D BD E044 1485: DEC JSR CLITER 
E940 OA 1486: FCB 10 
E941 BD E661 1487: JSR BASE 
E944 BD E46E 1488: JSR STORE 
E947 3 9 1 4 8 9 : 
1490: * 
RTS 
E948 8 7 1491: FCB $ 8 7 
E949 28 1492: FCC " (;CODI 
E94A 3B 43 
E94C 4 f 44 
E94E 45 
E94F A9 1 4 9 3 : FCB $A9 
E950 E9 33 1494: FDB DEC-10 
E952 BD E358 1495: PSCODE JSR FROMR 
E955 BD E7E0 1496: JSR LATEST 
E958 BD ESI 3 1 4 9 7 : JSR PFA 
E95B BD E044 1 4 9 8 : JSR CLITER 
E95E BD 1 4 9 9 : f c b $ b d 
E95F BD t.j:E9 1500: JSR OVER 
E962 b d E4S2 1501: JSR CSTORE 
E965 BD E6B0 1502: JSR ONEP 
E968 BD E46E 1503: j s r STORE 
E96B 39 1504: 
1 5 0 5 : * 
RTS 
e 9 6 c c 5 1 5 0 6 : FCB $ c 5 
E96D 3B 1507: FCC " ; c o d " 
E96E 43 4F 
E970 4 4 
58 -
f o r t h 
e 9 7 1 c 5 1 5 0 8 : FOB $ c 5 
e 9 7 2 e 9 4 8 1 5 0 9 : f d b p s c o d e -
e 9 7 4 bd e 8 9 5 1 5 1 0 ; s e m i c j s r q c s p 
e 9 7 7 b d e 8 c f 1 5 1 1 : j s r c o m p i l 
e 9 7 a b d e 9 5 2 1 5 1 2 : j s r p s c o d e 
e 9 7 d b d e s f 5 1 5 1 3 : j s r l b r a k 
e 9 9 0 b d e a s e 1 5 1 4 : j s r q s t a c k 
e 9 s 3 3 9 1 5 1 5 : 
1 5 1 6 : t 
r t s 
e 9 8 4 8 7 1 5 1 7 : f c b $ 8 7 
e 9 8 5 3 c 1 5 1 8 : f c c " < b u i l d 
e 9 8 6 4 2 5 5 
e 9 8 8 4 9 4 c 
e 9 8 a 4 4 
e 9 8 b d 3 1 5 1 9 : f c b $ d 3 
e 9 8 c e 9 6 0 1 5 2 0 : f d b s e m i 0 - 8 
e 9 s e b d e 5 2 3 1 5 2 1 : b u i l d s j s r z e r o 
e 9 9 1 b d e 4 c e 1 5 2 2 : j s r c o n 
e 9 9 4 b d e 5 2 c 1 5 2 3 : j s r o n e 
e 9 9 7 b d e 6 d 9 1 5 2 4 : j s r a l l o t 
e 9 9 a 3 9 1 5 2 5 : 
1 5 2 6 : * 
r t s 
e 9 9 b 8 5 1 5 2 7 : f c b $ 8 5 
e 9 9 c 4 4 1 5 2 8 : f c c " d o e s " 
e 9 9 d 4 f 4 5 
e 9 9 f 5 3 
e 9 a 0 b e 1 5 2 9 : f c b $ b e 
e 9 a 1 e 9 8 4 1 5 3 0 : f d b b u i l d s -
e 9 a 3 b d e 3 5 8 1 5 3 1 : d o e s j s r f r o m r 
e 9 a 6 b d e 7 e 0 1 5 3 2 : j s r l a t e s t 
e 9 a 9 b d e s i 3 1 5 3 3 : j s r p f a 
e 9 a c b d e 5 3 e 1 5 3 4 : j s r t h r e e 
e 9 a f b d e 3 9 9 1 5 3 5 : j s r p l u s 
e 9 b 2 b d e 0 4 4 1 5 3 6 : j s r c l i t e r 
e 9 b 5 7 e 1 5 3 7 : f c b $ 7 e 
e 9 b 6 b d e 3 e 9 1 5 3 8 : j s r o v e r 
e 9 b 9 b d e 4 s 2 1 5 3 9 : j s r c s t o r e 
e 9 b c b d e 6 b 0 1 5 4 0 : j s r o n e p 
e 9 b f b d e 4 6 e 1 5 4 1 : j s r s t o r e 
e 9 c 2 b d e 9 5 2 1 5 4 2 : j s r p s c o d e 
e 9 c 5 b d e 3 6 a 1 5 4 3 : d o d o e s j s r r 
e 9 c s b d e 5 3 e 1 5 4 4 : j s r t h r e e 
e 9 c b b d e 3 9 9 1 5 4 5 : j s r p l u s 
e 9 c e 3 9 1 5 4 6 : 
1 5 4 7 : * 
r t s 
e 9 c f 8 5 1 5 4 8 : f c b $ 8 5 
e 9 d 0 4 3 1 5 4 9 : f c c " c o u n " 
e 9 d 1 4 f 5 5 
e 9 d 3 4 e 
e 9 d 4 d 4 1 5 5 0 : f c b $ d 4 
e 9 d 5 e 9 9 b 1 5 5 1 : f d b d o e s - s 
e 9 d 7 b d e 4 1 4 1 5 5 2 : c o u n t j sir d u p 
e 9 d a b d e 6 b 0 1 5 5 3 : j s r o n e p 
e 9 d d b d e 4 0 1 1 5 5 4 : j s r s w a p 
e 9 e 0 b d e 4 5 e 1 5 5 5 : j s r c a t 
e 9 e 3 3 9 1 5 5 6 : 
1 5 5 7 : t 
r t s 
e 9 e 4 8 4 1 5 5 8 : f c b $ 8 4 
e 9 e 5 5 4 1 5 5 9 ; f c c " t y p " 
e 9 e 6 5 9 5 0 
s s b m n e m o n i c a s s e m b l e r p a g e 2 9 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 30 
E9ES C5 1560: FCB $C5 
E9E9 E9 CF 1561: FDB COUNT-8 
E9EB BD E79E 1562: TYPE JSR DDUP 
E9EE BD E06E 1563: JSR ZBRAN 
E9F1 27 23 1564: BEQ TYPE3 
E9F3 BD E3E9 1565: JSR OVER 
E9F6 BD E399 1566: JSR PLUS 
E9F9 BD E401 1567: JSR SWAP 
E9FC BD EOCl 1568: JSR XDO 
E9FF BD EODA 1569: TYPE2 JSR I 
EA02 BD E45E 1570: JSR CAT 
EA05 BD E044 1571: JSR CLITER 
EA08 7F 1572: FCB $7F 
EA09 BD E2D5 1573: JSR AND 
EAOC BD EIDC 1574: JSR EMIT 
EAOF BD E07C 1575: JSR XLOOP 
EA12 27 EB 1576: BEQ TYPE2 
EA14 20 1577: BRA TYPE4 
EA16 BD E3F7 1578: TYPE3 JSR DROP 





EAIA 89 1581: FCB $89 
EAIB 2D 1582: FCC "-TRAIL: 
EAIC 54 52 
EAIE 41 49 


















































EA64 BD E36A 
EA67 BD E9D7 
EA6A BD E414 
EA6D BD E6B0 
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f o r t h SSB MNEMONIC ASSEMBLER PAGE 31 
EA73 BD E399 1615: JSR PLUS 
EA76 BD E345 1616: JSR TOR 
EA79 BD E9EB 1617: JSR TYPE 
EA7C 39 1618: 
1619: 
RTS 
EA7D C2 1620; FCB $C2 
EA7E 2E 1621: FCC 
EA7F A2 1622: FCB $A2 
EA80 EA 5D 1623: FDB PDOTQ-' 
EAS2 BD E044 1624: DOTQ JSR CLITER 
EA85 22 1625: FCB $22 
EA86 BD E655 1626: JSR STATE 
EA89 BD E44E 1627: JSR AT 
EA8C BD E06E 1628: JSR ZBRAN 
EA8F 27 17 1629: BEQ DOTQl 
EA91 BD EBCF 1630: JSR COMPIL 
EA94 BD EA64 1631: JSR PDOTQ 
EA97 BD EC5C 1632: JSR WORD 
EA9A BD E6CA 1633: JSR HERE 
EA9D BD E45E 1634: JSR CAT 
EAAO BD E6B0 1635: JSR ONEP 
EAA3 BD E6D9 1636: JSR ALLOT 
EAA6 20 OC 1637: BRA D0TQ2 
EAA8 BD EC5C 1638: DOTQl JSR WORD 
EAAB BD E6CA 1639: JSR HERE 
EAAE BD E9D7 1640: JSR COUNT 
EABl BD E9EB 1641: JSR TYPE 





EAB5 86 1644: FCB $86 
EAB6 3F 1645: FCC "7STAC' 
EAB7 53 54 
EAB9 41 43 
EABB CB 1646: FCB $CB 
EABC EA 7D 1647: FDB DOTQ-5 
EABE BD E044 1648: QSTACK JSR CLITER 
EACl 12 1649: FCB $12 
EAC2 BD E58B 1650: JSR PORIG 
EAC5 BD E44E 1651: JSR AT 
EAC8 BD E52C 1652: JSR ONE 
EACB BD E707 1653: JSR SUB 
EACE BD E307 1654: JSR SPAT 
EADl BD E71D 1655: JSR LESS 
EAD4 BD E52C 1656: JSR ONE 
EAD7 BD E83A 1657: JSR QERR 
EADA BD E307 1658: QSTAC2 JSR SPAT 
EADD BD E02C 1659: JSR LIT 
EAEO DO 00 1660: FDB $0000 
EAE2 BD E71D 1661: JSR LESS 
EAE5 BD E06E 1662: JSR ZBRAN 
EAE8 27 06 1663: BEQ QSTAC"^ 
EAEA BD E535 1664: JSR TWO 
EAED BD ES3A 1665: JSR QERR 
EAFO 39 1666: 
1667: 
QSTAC3 RTS 
EAFl 86 1668: FCB $86 
EAF2 45 1669: FCC "EXPEC" 
EAF3 58 50 
EAF5 45 43 
EAF7 D4 1670: FCB $D4 
— 61 — 
FORTH s s b MNEMONIC a s s e m b l e r PAGE 32 
EAF8 EA B5 1 6 7 1 : FDB QSTACK-9 
EAFA BD E3E9 1672: e x p e c t JSR OVER 
EAFD b d E399 1673: JSR PLUS 
EBOO b d E3E9 1 6 7 4 : JSR OVER 
EB03 BD EOCL 1675: JSR XDO 
EB06 b d E1F6 1676: EXPEC2 JSR KEY 
EB09 b d E414 1677: JSR DUP 
EBOC b d E044 1678: JSR CLITER 
EBOF OE 1679: f c b $0E 
e b i o BD E58B 1680: JSR PORIG 
EE 13 BD E44E 1681: JSR AT 
EB16 BD E712 1682: JSR EQUAL 
EB19 BD E06E 1683: JSR ZBRAN 
EBIC 27 27 1684: BEQ EXPEC3 
EBIE BD E3F7 1685: JSR DROP 
EB21 BD E044 1686: JSR CLITER 
EB24 08 1687: FCB 8 
EB25 BD E3E9 1688: JSR OVER 
EB2S BD EODA 1689: JSR I 
EB2B BD E712 1690: JSR EQUAL 
EB2E BD E414 1691: JSR DUP 
EB31 BD E358 1692: JSR FROMR 
EB34 BD E535 1693: JSR TWO 
EB37 BD E707 1694: JSR SUB 
EB3A BD E399 1695: JSR PLUS 
EB3D BD E345 1696: JSR TOR 
EB40 BD E707 1697: JSR SUB 
EB43 20 32 1698: BRA EXPEC6 
e b 4 5 BD E414 1699: EXPEC3 JSR DUP 
EB48 BD E044 1700: JSR CLITER 
EB4B OD 1701: FCB $D 
e b 4 c BD E712 1702: JSR EQUAL 
EB4F BD E06E 1703: JSR ZBRAN 
EB52 27 OE 1704: BED EXPEC4 
EB54 BD E336 1705: JSR LEAVE 
EB57 BD E3F7 1706: JSR DROP 
EB5A BD E548 1707: JSR BL 
EB5D BD E523 1708: JSR ZERO 
EB60 20 03 1709: BRA EXPECS 
EB62 BD E414 1710: EXPEC4 JSR DUP 
EB65 BD EODA 1711: EXPECS JSR I 
EB68 BD E4S2 1712: JSR CSTORE 
EB6B BD E523 1713: JSR ZERO 
EB6E BD EODA 1714: JSR I 
EB71 BD E6B0 1715: JSR ONEP 
EB74 BD E46E 1716: JSR STORE 
EB77 BD EIDC 1717: EXPEC6 JSR EMIT 
EB7A BD E07C 1718: JSR XLOOP 
EB7D 27 87 1 7 1 9 : BEQ EXPEC2 
EB7F b d E3F7 1720: JSR DROP 
EB82 39 1721: 
1722: * 
RTS 
EB83 85 1723: FCB $85 
EB84 51 1724: FCC "QUER" 
EB85 55 45 
EB87 52 
e b 8 8 D9 1725: FCB $ d 9 
EB89 EA F1 1726: FDB EXPECT-9 
EBBB BD E5AE 1727: QUERY JSR TIB 
EB8E BD E44E 1728: JSR AT 
- 6 2 
FORTH 
EB91 BD E6A6 1729: JSR COLUMS 
e b 9 4 BD E44E 1730: JSR AT 
EB97 BD EAFA 1 7 3 1 : JSR e x p e c t 
EB9A BD E523 1732! JSR ZERO 
EB9D BD E606 1733: j s r IN 
EBAO BD E46E 1734: JSR STORE 
EBA3 3 9 1735: RTS 
1736: * 
EBA4 CI 1737! FCB $C1 
EBA5 8 0 1 7 3 8 : FCB $80 
EBA6 EB 83 1739: FDB QUERY-8 
EBAS BD E5FC 1740: NULL JSR BLK 
EBAB BD E44E 1741: JSR a t 
EBAE BD E06E 1742; JSR ZBRAN 
EBBl 27 29 1743: BEQ NULL2 
EBB3 BD E52C 1744s JSR ONE 
EBB6 BD E5FC 1745: JSR BLK 
EBB9 BD E420 1746: JSR PSTORE 
EBBC BD E523 1747: JSR ZERO 
EBBF BD E606 1748: JSR IN 
EBC2 b d E46E 1749: JSR STORE 
EBC5 BD E5FC 1750: JSR BLK 
EBC8 BD E44E 1751: JSR AT 
EBCB BD E57C 1752: JSR BSCR 
EBCE BD F185 1753: JSR MOD 
EBDl BD E37B 1754: JSR ZEQU 
EBD4 BD E06E 1755: JSR ZBRAN 
EBD7 27 09 1756: BEQ NULL3 
EBD9 BD E86C 1757: JSR QEXEC 
EBDC BD E35S 1758: NULL2 JSR FROMR 
EBDF BD E3F7 1759: JSR DROP 
EBE2 39 1760: NULL3 RTS 
1761: * 
EBE3 84 1762: FCB $84 
EBE4 46 1763: FCC "FIL" 
EBE5 49 4C 
EBE7 CC 1764: FCB $ c c 
EBE8 EB A4 1765: FDB NULL-4 
EBEA BD E401 1766: FILL JSR SWAP 
EBED BD E345 1767: JSR TOR 
EBFO BD E3E9 1768: JSR OVER 
EBF3 BD E482 1769: JSR CSTORE 
EBF6 BD E414 1770: JSR DUP 
EBF9 BD E6B0 1771: JSR ONEP 
EBFC BD E358 1772: JSR FROMR 
EBFF BD E52C 1773: JSR ONE 
EC02 BD E707 1774: JSR SUB 
ECO 5 BD E22D 1775: JSR CMOVE 
ECOS 39 1776: RTS 
1777: * 
EC09 8 5 1778: FCB $ 8 5 
ECOA 45 1779: FCC "ERAS" 
ECOB 52 41 
e c o d 53 
ECOE C5 1780: FCB $ c 5 
ECOF EB E3 1781 : FDB FlLL-7 
ECl 1 BD E523 1782: ERASE JSR ZERO 
EC14 BD EBEA 1783: j s r FILL 
EC17 39 1784: RTS 
1785: * 
s s b MNEMONIC ASSEMBLER PAGE 33 
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FORTH s s b MNEMONIC ASSEMBLER PAGE 34 
EC18 86 
EC19 42 
ECIA 4C 41 
EClC 4E 4B 
ECIE D3 
ECIF EC 09 
EC21 BD E548 
EC24 BD EBEA 
EC27 39 
































EC48 EC 28 
EC4A BD E6CA 
EC4D BD E044 
EC50 44 

















































































































































































































EC94 BD E420 1841: JSR PSTORE 
EC97 BD E3E9 1842: JSR OVER 
EC9A BD E707 1843: JSR SUB 
EC9D BD E345 1844: JSR TOR 
ECAO BD E36A 1845: JSR R 
ECA3 BD E6CA 1846: JSR HERE 
ECA6 BD E482 1847: JSR CSTORE 
ECA9 BD E399 1848: JSR PLUS 
ECAC BD E6CA 1849: JSR HERE 
ECAF BD E6B0 1850: JSR ONEP 
ECB2 BD E35S 1851: JSR FROMR 
ECB5 BD E22D 1852: JSR CMOVE 
ECB8 39 1853: RTS 
1854: * 
ECB9 88 1855: FCB $88 
ECBA 28 1856: FCC "(NUMBE 
ECBB 4E 55 
ECBD 4D 42 
ECBF 45 52 
ECCL A9 1857: FCB $A9 
ECC2 EC 55 1858: FDB WORD-7 
ECC4 BD E6B0 1859: PNUMB JSR ONEP 
ECC7 BD E414 1860: JSR DUP 
ECCA BD E345 1861: JSR TOR 
ECCD BD E45E 1862: JSR CAT 
ECDO BD E661 1863: JSR BASE 
ECD3 BD E44E 1864: JSR AT 
ECD6 BD EOEE 1865: JSR DIGIT 
ECD9 BD E06E 1866: JSR ZBRAN 
ECDC 27 3A 1867: BEQ PNUMB4 
ECDE BD E401 1868: JSR SWAP 
ECEL BD E661 1869: JSR BASE 
ECE4 BD E44E 1870: JSR AT 
ECE7 BD E262 1871: JSR USTAR 
ECEA BD E3F7 1872: JSR DROP 
ECED BD E745 1873: JSR ROT 
ECFO BD E661 1874: JSR BASE 
ECF3 BD E44E 1875: JSR AT 
ECF6 BD E262 1876: JSR USTAR 
ECF9 BD E3A7 1877: JSR DPLUS 
ECFC BD E66C 1878: JSR DPL 
ECFF BD E44E 1879: JSR AT 
ED02 BD E6B0 1880: JSR ONEP 
ED05 BD E06E 1881: JSR ZBRAN 
ED08 27 09 1882: BEQ PNUMB3 
EDOA BD E52C 1883: JSR ONE 
EDOD BD E66C 1884: JSR DPL 
ED 10 BD E420 1885: JSR PSTORE 
ED 13 BD E35S 1886: PNUMB3 JSR FROMR' 
ED16 20 AC 1887: BRA PNUMB 
ED 18 BD E358 1888: PNUMB4 JSR FROMR 
EDIB 39 1889: RTS 
1890: *• 
EDIC 86 1891: FCB $86 
ED ID 4E 1892: FCC "NUMBE" 
EDIE 55 4D 
ED20 42 45 
ED22 D2 1893: FCB $D2 
ED23 EC B9 1894: FDB PNUMB-1 
ED25 BD E523 1895: NUMB JSR ZERO 
SSB MNEMONIC ASSEMBLER PAGE 3! 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 36 
ED2S BD E523 1896: JSR ZERO 
ED2B BD E745 1897: JSR ROT 
ED2E BD E414 1898: JSR DUP 
ED31 BD E6B0 1899: JSR ONEP 
ED34 BD E45E 1900: JSR CAT 
ED37 BD E044 1901: JSR CLITER 
ED3A 2D 1902: FCC II _ 11 
ED3B BD E712 1903; JSR EQUAL 
ED3E BD E414 1904: JSR DUP 
ED41 BD E345 1905: JSR TOR 
ED44 BD E399 1906! JSR PLUS 
ED47 BD E02C 1907: JSR LIT 
ED4A FF FF 1908: FDB $FFFF 
ED4C BD E66C 1909: NUMBl JSR DPL 
ED4F BD E46E 1910: JSR STORE 
ED52 BD ECC4 1911: JSR PNUMB 
ED55 BD E414 1912: JSR DUP 
ED5S BD E45E 1913: JSR CAT 
ED5B BD E548 1914: JSR BL 
ED5E BD E707 1915: JSR SUB 
ED61 BD E06E 1916: JSR ZBRAN 
ED64 27 18 1917: BEQ NUMB2 
ED66 BD E414 1918: JSR DUP 
ED69 BD E45E 1919: JSR CAT 
ED6C BD E044 1920: JSR CLITER 
ED6F 2E 1921: FCC 
ED70 BD E707 1922: JSR SUB 
ED73 BD E523 1923: JSR ZERO 
ED76 BD E83A 1924: JSR QERR 
ED79 BD E523 1925: JSR ZERO 
ED7C 20 CE 1926: BRA NUMB 1 
ED7E BD E3F7 1927: NUMB2 JSR DROP 
ED81 BD E358 1928: JSR FROMR 
EDS4 BD E06E 1929: JSR ZBRAN 
ED87 27 03 1930: BEQ NUMB3 
ED89 BD E3D2 1931: JSR DMINUS 





ED8D 85 1934: FCB $85 
EDSE 2D 1935: FCC "-FIN" 
ED8F 46 49 
ED91 4E 
ED92 C4 1936: FCB $C4 
ED93 ED IC 1937: FDB NUMB-9 
ED95 BD E548 1938: DFIND JSR BL 
ED98 BD EC5C 1939: JSR WORD 
ED9B BD E6CA 1940: JSR HERE 
ED9E BD E639 1941 : JSR CONTXT 
EDAl BD E44E 1942: JSR AT 
EDA4 BD E44E 1943: JSR AT 
EDA7 BD EllD 1944: JSR PFIND 
EDAA BD E414 1945: JSR DUP 
EDAD BD E37B 1946: JSR ZEDU 
EDBO BD E06E 1947: JSR ZBRAN 
EDB3 27 OC 1948: BEQ DFIND2 
EDB5 BD E3F7 1949: JSR DROP 
EDBS BD E6CA 1950: JSR HERE 
EDBB BD E7E0 1951: JSR LATEST 
EDBE BD EllD 1952: JSR PFIND 
EDCl 39 1953: DFIND2 RTS 
6 f i -
FORTH SSB MNEMONIC ASSEMBLER p a g e 37 
EDC2 87 
EDC3 2 8 
EDC4 41 42 
EDC6 4F 52 
e d c 8 54 
EDC9 A9 
EDCA ED 8D 
































































1 9 5 5 : 

































































































EE13 AE 1989: FCB $AE 
EE14 ED DO 1990: FDB ERROR-! 
EE16 BD EC4A 1991: IDDOT JSR PAD 
EE19 BD E044 1992: JSR CLITER 
EEIC 20 1993: FCB 32 
EE ID BD E044 1994: JSR CLITER 
EE20 5F 1995: FCB $5F 
EE21 BD EBEA 1996: JSR FILL 
EE24 BD E414 1997: JSR DUP 
EE27 BD E813 1998: JSR PFA 
EE2A BD E7F0 1999: JSR LFA 
EE2D BD E3E9 2000: JSR OVER 
EE30 BD E707 2001: JSR SUB 
EE33 BD EC4A 2002: JSR PAD 
EE36 BD E401 2003: JSR SWAP 
EE39 BD E22D 2004: JSR CMOVE 
EE3C BD EC4A 2005: JSR PAD 
8 
FORTH 
EE3F BD E9D7 2006: 
EE42 BD E044 2007: 
EE45 IF 
EE46 ED E2D5 
EE49 BD E9EB 













EE54 4 1 54 
EE56 C5 2016: 
EE57 EE 10 2017: 
EE59 BD ED95 2018: 
EE5C BD E06E 2019: 
EE5F 27 IF 2020: 
EE61 BD E3F7 2021: 
EE64 BD EA64 2022: 
EE67 08 2023: 
EE6S 07 2024: 
EE69 72 2025: 
EE6A 65 64 
EE6C 65 66 
EE6E 3A 20 
EE70 BD E7FD 2026: 
EE73 BD EE16 2027: 
EE76 BD E044 2028: 
EE79 04 2029: 
EE7A BD F3D9 2030: 
EE7D BD E75A 2031: 
EESO BD E6CA 2032: 
EE83 BD E414 2033: 
EE86 bd E45E 2034: 
EE89 BD E5BB 2035: 
EE8C BD E44E 2036: 
EE8F BD E767 2037: 
EE92 BD E6B0 2038: 
EE95 BD E6D9 2039: 
EE98 BD E414 2040: 
EE9B BD E044 2041: 
EE9E AO 2042: 
EE9F BD E43A 2043: 
EEA2 BD E6CA 2044: 
EEA5 BD E52C 2045: 
EEA8 BD E707 2046: 
EEAB BD E044 2047: 
EEAE 80 2048: 
EEAF BD E43A 2049: 
EEB2 BD E7E0 2050: 
EEB5 BD £6E4 2051: 
EEB8 BD E648 2052: 
EEBB BD E44E 2053: 
EEBE BD E46E 2054: 
GREAT: 
EECl 39 
EEC2 c 9 
EEC3 5B 
EEC4 43 4F 







j s r CLITER 
FCB 31 
JSR AND 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 40 
EF41 BD E71D 2107: JSR LESS 
EF44 BD E06E 2108: JSR ZBRAN 
EF47 27 OC 2109: BEG INTER3 
EF49 BD E044 2110: JSR CLITER 
EF4C BD 2111: FCB $BD 
EF4D BD E6F6 2112: JSR CCOMM 
EF50 BD E6E4 2113: JSR , COMMA 
EF53 20 24 2114: BRA INTER7 
EF55 BD E05D 2115: INTER3 JSR EXEC 
EF58 20 IF 2116: INTER4 BRA INTER7 
EF5A BD E6CA 2117: INTER5 JSR HERE 
EF5D BD ED25 2118: JSR NUMB 
EF60 BD E66C 2119: JSR DPL 
EF63 BD E44E 2120: JSR AT 
EF66 BD E6B0 2121: JSR ONEP 
EF69 BD E06E 2122: JSR ZBRAN 
EF6C 27 05 2123: BEQ INTER6 
EF6E BD EF12 2124: JSR DLITER 
EF71 20 06 2125: BRA INTER7 
EF73 BD E3F7 2126: INTER6 JSR DROP 
EF76 BD EEF2 2127: JSR LITER 
EF79 BD EABE 2128: INTER7 JSR QSTACK 
EF7C 20 B5 2129: BRA INTERP 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 41 
EFC9 BD E5F1 
EFCC BD E46E 
EFCF BD E9A3 
EFD2 BD E6BC 
EFD5 BD E639 
































EFF9 EF DC 
EFFB BD E044 
EFFE 29 




















































































































































































































F04A 20 CA 
F04C 39 





























































































































































































































































































FORTH SSB MNEMONIC ASSEMBLER PAGE 42 
F0C9 SE 400F 2265: WENT LDB #X FENCE 
FOCC CE EOlC 2266: LDX #FENCir 
FOCF 09 2267: WARM2 DEX 
FODO A6 00 2268: LDA A 0, X 
F0D2 36 2269: PSH A 
F0D3 8C E012 2270: CPX #SINIT 
F0D6 26 F7 2271: BNE WARM2 
FODS BE E014 2272: LDS RINIT 
FODB FE EO10 2273: LDX UPINlf 
FODE DF F2 2274: STX UP 
FOEO CE F055 2275: LDX #ABORT 
F0E3 3C 2276: FCB $3C 
F0E4 86 00 2277: LDA A #0 
F0E6 97 02 2278: STA A 02 
FOES 86 40 2279: LDA A #$40 
FOEA 97 00 2280: STA A 00 
FOEC 7E E31D 2281: J MP RPSTOR 
FOEF 7E FF95 2282: JMPTAB J MP TRAP 
F0F2 7E FF95 2283: J MP TRAP 
F0F5 7E FF95 2284: JMP TRAP 
FOFS 7E FF95 2285: J MP TRAP 
FOFB 7E FF95 2286: 
2287: * 
JMP TRAP 
FOFE C5 2288: FCB $C5 
FOFF 46 2289: FCC "FORT" 
FIDO 4F 52 
F102 54 
F103 C8 2290: FCB $C8 
F104 FD DO 2291: FDB NOOP-7 
F106 BD E9C5 2292: RFORTH JSR DODOES 
F109 7E EFD2 2293: JMP DOVOC 
FIOC 81 AO 2294: FDB $81 AO 
FlOE 20 2D 2295: FDB TASK-7 
FllO 00 00 2296: FDB 0 
F112 54 2297: FCC "Turbo-
F113 75 72 
F115 62 6F 
F117 2D 46 
F119 6F 72 
FllB 74 68 
F1 ID 20 66 
FllF 6F 72 
F121 20 36 
F123 30 
F125 33 20 
F127 31 39 
F129 38 34 
F12B 84 2298: FCB $84 
F12C 54 2299: FCC "TAS" 
F12D 41 53 
F12F CB 2300: FCB $CB 
F130 20 00 2301: FDB FORTH-8 
F132 39 2302: RTASK RTS 
F133 43 2303: ERAM FCC "Chri s 
F134 68 72 
F136 69 73 
F138 20 46 
F13A 6C 65 
F13C 77 65 
F13E 6C 6C 
PSHX 
—Forth for 6303 1984" 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 44 
F140 65 6E 
F142 84 2304: FCB $84 
F143 2305: FCC "S->" 
F144 2D 3E 
F146 C4 2306: FCB $C4 
F147 FO 7A 2307: FDB COLD-7 
F149 BD E414 2308: STOD JSR DUP 
F14C BD E38B 2309! JSR ZLESS 
F14F BD E3C2 2310: JSR MINUS" 
F152 39 2311: 
2312; * 
RTS 
F153 81 2313: FCB $81 
F154 AA 2314: FCB $AA 
F155 F1 42 2315: FDB STOD-7 
F157 BD E262 2316: STAR JSR USTAR 
F15A 08 2317: INX 
F15B 08 2318: INX 
F15C 39 2319: 
2320: * 
RTS 
F15D 84 2321: FCB $84 
F15E 2F 2322: FCC "/MO" 
F15F 4D 4F 
F161 C4 2323: FCB $C4 
F162 F1 53 2324: FDB STAR-4 
F164 BD E345 2325: SLMOD JSR TOR 
F167 BD F149 2326: JSR STOD 
F16A BD E35S 2327: JSR FROMR 
F16D BD F9BC 2328: JSR MSLASH 
F170 39 2329; 
2330: * 
RTS 
F171 81 2331: FCB $81 
F172 AF 2332: FCB $AF 
F173 F1 5D 2333: FDB SLMOD-7 
F175 BD F164 2334: SLASH JSR SLMOD 
F178 BD E401 2335: JSR SWAP 
F17B BD E3F7 JSR DROP 
F17E 39 2337: 
2338: * 
RTS 
F17F 83 2339: FCB $83 
F180 4D 2340: FCC "MO" 
F181 4F 
F182 C4 2341: FCB $C4 
F1S3 F1 71 2342: FDB SLASH-4 
F185 BD F164 2343: MOD JSR SLMOD 
F188 BD E3F7 2344: JSR DROP 
F18B 39 2345: 
2346: * 
RTS 
FISC 85 2347: FCB $85 
FISD 2A 2348: FCC "*/'M0" 
FISE 2F 4D 
F190 4F 
F191 C4 2349: FCB $C4 
F192 F1 7F 2350: FDB MOD-6 
F194 BD E345 2351: SSMOD JSR TOR 
F197 BD F99S 2352: JSR MSTAR 
F19A BD E358 2353: JSR FROMR 
F19D BD F9BC 2354: JSR MSLASH 
F1 AO 39 2355: 
2356: * 
RTS 
FlAl 82 2357: FCB $82 
- 74 ~ 
FORTH SSB MNEMONIC ASSEMBLER PAGE 45 
F1A2 2A 2358: FCC 
F1A3 AF 2359: FCB $AF 
F1A4 F1 8C 2360: FDB SSMOD-8 
F1A6 BD F194 2361: SSLASH JSR SSMOD 
F1A9 BD E401 2362: JSR SWAP 
FIAC BD E3F7 2363: JSR DROP 
FIAF 39 2364: 
2365 s t 
RTS . 
FIBO 85 2366: FCB $85 

































FIDS F1 BO 
FIDA BD E414 
FIDD BD E38B 
FlEO BD E06E 
F1E3 27 03 









FIFO BD E414 
F1F3 BD E3SB 
F1F6 BD E06E 
F1F9 27 03 






F203 F1 E9 
F205 BD E4E0 
F208 40 40 
F20A 84 
F20B 50 














































































































































































































































































































































































































FORTH SSB MNEMONIC ASSEMBLER PAGE 41 
F289 83 2463: FOB $83 
F28A 44 2464; FCC "DR" 
F2SB 52 
F28C BO 2465: FCB $B0 
F28D F2 69 2466: FDB MTBUF-1 
F28F BD E523 2467: DRZERO JSR ZERO 
F292 BD E62A 2468: JSR . OFSET 
F295 BD E46E 2469: JSR STORE 
F298 39 2470: 
24715 * 
RTS 
F299 83 2472; FCB $83 
F29A 44 2473: FCC "DR" 
F29B 52 
F29C B1 2474: FCB $B1 
F29D F2 89 2475: FDB DRZERO-' 
F29F BD E02C 2476: DRONE JSR LIT 
F2A2 07 DO 2477: FDB $7D0 
F2A4 BD E62A 2478: JSR OFSET 
F2A7 BD E46E 2479: JSR STORE 
F2AA 39 2480: 
2481: % 
RTS 
F2AB 86 2482: FCB $86 
F2AC 42 2483: FCC "BUFFE" 
F2AD 55 46 
F2AF 46 45 
F2B1 D2 2484: FCB $D2 
F2B2 F2 99 2485: FDB DRONE-6 
F2B4 BD F205 2486: BUFFER JSR USE 
F2B7 BD E44E 2487: JSR AT 
F2BA BD E414 2488: JSR DUP 
F2BD BD E345 2489: JSR TOR 
F2C0 BD F21D 2490: BUFFR2 JSR PBUF 
F2C3 BD E06E 2491: JSR ZBRAN 
F2C6 27 F8 2492: BEQ BUFFR2 
F2C8 BD F205 2493; JSR USE 
F2CB BD E46E 2494: JSR STORE 
F2CE BD E36A 2495: JSR R 
F2D1 BD E44E 2496: JSR AT 
F2D4 BD E38B 2497; JSR ZLESS 
F2D7 BD E06E 2498: JSR ZBRAN 
F2DA 27 lA 2499: BEQ BUFFR3 
F2DC BD E36A 2500: JSR R 
F2DF BD E6BC 2501: JSR TWOP 
F2E2 BD E36A 2502: JSR R 
F2E5 BD E44E 2503: JSR AT 
F2E8 BD E02C 2504; JSR LIT 
F2EB 7F FF 2505: FDB $7FFF 
F2ED BD E2D5 2506: JSR AND 
F2F0 BD E523 2507: JSR ZERO 
F2F3 BD F4FA 2508: JSR RW 
F2F6 BD E36A 2509: BUFFR3 JSR R 
F2F9 BD E46E 2510: JSR STORE 
F2FC BD E36A 2511: JSR R 
F2FF BD F211 2512; JSR PREV 
F302 BD E46E 2513: JSR STORE 
F305 BD E358 2514: JSR FROMR 
F308 BD E6BC 2515: JSR TWOP 
F30B 39 2516; 
2517: % 
RTS 
F30C 85 2518: FCB $85 
- 77 
FORTH 
F30D 42 2519: FCC "BLOC" 
F30E 4C 4F 
F310 43 
F311 CB 2520: FCB $CB 
F312 F2 AB 2521: FDB BUFFER-
F314 BD E62A 2522: BLOCK JSR OFSET 
F317 BD E44E 2523: JSR . AT 
F31A BD E399 2524: JSR PLUS 
F31D BD E345 2525: JSR TOR 
F320 BD F211 2526: JSR PREV 
F323 BD E44E 2527: JSR AT 
F326 BD E414 2528: JSR DUP 
F329 BD E44E 2529: JSR AT 
F32C BD E36A 2530: JSR R 
F32F BD E707 2531: JSR SUB 
F332 BD E414 2532: JSR DUP 
F335 BD E399 2533: JSR PLUS 
F33S BD E06E 2534: JSR ZBRAN 
F33B 27 49 2535: BEQ BLOCKS 
F33D BD F21D 2536: BLOCKS JSR PBUF 
F340 BD E37B 2537: JSR ZEQU 
F343 BD E06E 2538: JSR ZBRAN 
F346 27 IB 2539: BEQ BL0CK4 
F34B BD E3F7 2540: JSR DROP 
F34B BD E36A 2541: JSR R 
F34E BD F2B4 2542: JSR BUFFER 
F351 BD E414 2543: JSR DUP 
F354 BD E36A 2544: JSR R 
F357 BD E52C 2545: JSR ONE 
F35A BD F4FA 2546: JSR RW 
F35D BD E535 2547: JSR TWO 
F360 BD E707 2548: JSR SUB 
F363 BD E414 2549: BL0CK4 JSR DUP 
F366 BD E44E 2550: JSR AT 
F369 BD E36A 2551: JSR R 
F36C BD E707 2552: JSR SUB 
F36F BD E414 2553: JSR DUP 
F372 BD E399 2554: JSR PLUS 
F375 BD E37B 2555: JSR ZEQU 
F37S BD E06E 2556: JSR ZBRAN 
F37B 27 CO 2557: BEQ BLOCKS 
F37D BD E414 2558: JSR DUP 
F380 BD F211 2559: JSR PREV 
F3S3 BD E46E 2560: JSR STORE 
F386 BD E358 2561: BLOCKS JSR FROMR 
F389 BD E3F7 2562: JSR DROP 
F38C BD E6BC 2563: JSR TWOP 
F38F 39 2564: RTS 
2565: * 
F390 86 2566: FCB $86 
F391 28 2567: FCC "(LINE" 
F392 4C 49 
F394 4E 45 
F396 A9 2568: FCB $A9 
F397 F3 OC 2569: FDB BLOCK-8 
F399 BD E345 2570: PLINE JSR TOR 
F39C BD E044 2571: JSR CLITER 
F39F 40 2572: FCB $40 
F3A0 BD E56F 2573: JSR BBUF 
F3A3 BD F194 2574: JSR SSMOD 
SSB MNEMONIC ASSEMBLER PAGE 48 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 49 
F3A6 BD E35S 2575: JSR FROMR 
F3A9 BD E57C 2576: JSR BSCR 
F3AC BD F157 2577: JSR STAR 
F3AF BD E399 2578: JSR PLUS 
F3B2 BD F314 2579 s JSR BLOCK 
F3B5 BD E399 2580: JSR PLUS 
F3B8 BD E044 2581: JSR . CLITER 
F3BB 40 2582: FCB $40 
F3BC 39 2583: 
2584: * 
RTS 
F3BD 85 2585: FCB $85 
F3BE 2E 2586: FCC ".LIN" 
F3BF 4C 49 
F3C1 4E 
F3C2 C5 2587: FCB $C5 
F3C3 F3 90 2588: FDB PLINE-9 
F3C5 BD F399 2589: DLINE JSR PLINE 
F3C8 BD EA26 2590: JSR DTRAIL 
F3CB BD E9EB 2591: JSR TYPE 
F3CE 39 2592: 
2593: M 
RTS 
F3CF 87 2594: FCB $87 
F3D0 4D 2595: FCC "MESSAG 
F3D1 45 53 
F3D3 41 
F3D5 47 
F3D6 C5 2596: FCB $C5 
F3D7 F3 BD 2597: FDB DLINE-8 
F3D9 BD E5CA 2598: MESS JSR WARN 
F3DC BD E44E 2599: JSR AT 
F3DF BD E06E 2600: JSR ZBRAN 
F3E2 27 20 2601: BEQ MESS3 
F3E4 BD E79E 2602: JSR DDLIP 
F3E7 BD E06E 2603: JSR ZBRAN 
F3EA 27 25 2604: BEQ MESS4 
F3EC ED E044 2605: JSR CLITER 
F3EF 04 2606: FCB 4 
F3F0 BD E62A 2607: JSR OFSET 
F3F3 BD E44E 2608; JSR AT 
F3F6 BD E57C 2609: JSR BSCR 
F3F9 BD F175 2610: JSR SLASH 
F3FC BD E707 2611: JSR SUB 
F3FF BD F3C5 2612: JSR DLINE 
F402 20 OD 2613: MESS2 BRA MESS4 
F404 BD EA64 2614: MESS3 JSR PDOTQ 
F407 06 2615: FCB 6 
F408 65 2616: FCC "err # ' 
F409 72 72 
F40B 20 23 
F40D 20 
F40E BD FS14 2617: JSR DO" 





F412 84 2620: FCB $84 
F413 4C 2621: FCC "LOA" 
F414 4F 41 
F416 C4 2622: FCB $C4 
F417 F3 CF 2623: FDB MESS-10 
F419 BD E5FC 2624: LOAD JSR BLK 
F41C BD E44E 2625: JSR AT 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 50 
F41F BD E345 2626: JSR TOR 
F422 BD E606 2627: JSR IN 
F425 BD E44E 2628: JSR AT 
F42S BD E345 2629: JSR TOR 
F42B BD E523 2630: JSR ZERO 
F42E BD E606 2631: JSR IN 
F431 BD E46E 2632: JSR . STORE 
F434 BD E57C 2633: JSR BSCR 
F437 BD F157 2634: JSR STAR 
F43A BD E5FC 2635: JSR BLK 
F43D BD E46E 2636: JSR STORE 
F440 BD EF33 2637: JSR INTERP 
F443 BD E358 2638; JSR FRQMR 
F446 BD E606 2639: JSR IN 
F449 BD E46E 2640: JSR STORE 
F44C BD E358 2641s JSR FRQMR 
F44F BD E5FC 2642: JSR BLK 
F452 BD E46E 2643: JSR STORE 
F455 39 2644; 
2645; * 
RTS 
F456 C3 2646; FOB $C3 
F457 2D 2647; FCC II II 
F45S 2D 
F459 BE 2648: FCB $BE 
F45A F4 12 2649; FDB LOAD-7 
F45C BD E8B4 2650: ARROW JSR QLOAD 
F45F BD E523 2651: JSR ZERO 
F462 BD E606 2652; JSR IN 
F465 BD E46E 2653: JSR STORE 
F468 BD E57C 2654; JSR BSCR 
F46B BD E5FC 2655; JSR BLK 
F46E BD E44E 2656; JSR AT 
F471 BD E3E9 2657; JSR OVER 
F474 BD F185 2658; JSR MOD 
F477 BD E707 2659: JSR SUB 
F47A BD E5FC 2660: JSR BLK 
F47D BD E420 2661: JSR PSTORE 
F480 39 2662: 
2663: * 
RTS 
F481 D7 EO 2664: REMIT STA B N 
F483 DF El 2665; STX N+1 
F485 7D 0002 2666: PEMIT2 TST $2 
F4S8 2B FB 2667; BMI PEMIT2 
F48A D6 11 2668: PEMIT3 LDA B AC I AC 
F48C C5 20 2669: BIT B #$20 
F4SE 27 FA 2670; BEQ PEMIT3 
F490 97 13 2671: STA A ACIAD+; 
F492 DE F2 2672: LDX UP 
F494 E7 36 2673: STA B lOSTAT-
F496 D6 EO 2674: LDA B |\| 
F498 DE El 2675: LDX N+1 
F49A 39 2676: 
2677: * 
RTS 
F49B D7 EO 2678: PKEY STA B N 
F49D DF El 2679: STX N+1 
F49F D6 11 2680: LDA B AC I AC 
F4A1 59 2681 : ROL B 
F4A2 24 FB 2682: BCC PKEY+4 
F4A4 96 12 2683: LDA A AC I AD 
F4A6 84 7F 2684: AND A #$7F 
- 8 0 
FORTH SSB MNEMONIC ASSEMBLER PAGE 
F4A8 DE F2 2685: LDX UP 
F4AA E7 2686: STA B lOSTAT 
F4AC D6 EO 2687: LDA B N 
F4AE DE El 2688: LDX N+1 
F4B0 39 2689: 
2690: * 
RTS 
F4B1 96 11 2691: PQTER LDA A ACIAC 
F4B3 84 SO 2692: AND A #$80 
F4B5 27 04 2693: BEQ PQTER2 
F4B7 96 12 2694: LDA A AC I AD 
F4B9 86 01 2695: LDA A #1 





F4BC 86 OD 2698: PCR LDA A #$D 
F4BE 8D CI 2699: BSR PEMIT 
F4C0 86 OA 2700: LDA A #$A 
F4C2 8D BD 2701: BSR PEMIT 
F4C4 86 00 2702: LDA A #0 
F4C6 DE F2 2703: LDX UP 
F4CS E6 2704: LDA B XDELAY 
F4CA 5A 2705: PCR2 DEC B 
F4CB 2B EE 2706: BMI PQTER2 
F4CD 37 2707: PSH B 
F4CE 80 B1 2708: BSR PEMIT 
F4D0 2709: PUL B 
F4D1 20 F7 2710: 
2711: * 
BRA PCR2 
F4D3 83 2712: FCB $83 
F4D4 44 2713: FCC "DR" 
F4D5 52 
F4D6 C2 2714: FCB $C2 
F4D7 F4 56 2715: FDB ARROW-
F4D9 BD E4E0 2716: DRB JSR DOCON 
F4DC 00 EO 2717: 
2718: t 
FDB $00E0 
F4DE 85 2719: FCB $85 
F4DF 44 2720: FCC "DRIV" 
F4E0 52 49 
F4E2 56 
F4E3 C5 2721: FCB $C5 
F4E4 F4 D3 2722: FDB DRB-6 
F4E6 EC 02 2723: DRIVE FDB $EC02 
F4E8 3C 2724: FCB $3C 
F4E9 FE F4DC 2725: LDX DRB+3 
F4EC BD FDD8 2726: JSR BUBBLE 
F4EF 38 2727: FCB $38 
F4F0 4F 2728: CLR A 
F4F1 ED 02 2729: FDB $ED02 
F4F3 39 2730: 
2731: * 
RTS 
F4F4 83 2732: FCB $83 
F4F5 52 2733: FCC "R/" 
F4F6 2F 
F4F7 D7 2734: FCB $D7 
F4F8 F4 DE 2735: FDB DRIVE-; 
F4FA BD E745 2736: RW JSR ROT 
F4FD BD F4D9 2737; JSR DRB 
F500 BD E6BC 2738: JSR TWOP 
F503 BD E46E 2739: JSR STORE 






FORTH SSB MNEMONIC ASSEMBLER PAGE 52 
F509 BD F4D9 2741: JSR DRB 
F50C BD E46E 2742: JSR STORE 
F50F BD E06E 2743: JSR ZBRAN 
F512 27 05 2744: BEQ RW2 
F514 BD E52C 2745: JSR ONE 
F517 20 03 2746: BRA RW3 
F519 BD E535 2747: RW2 JSR , TWO 
F51C BD F4E6 2748: RW3 JSR DRIVE 
F51F BD E79E 2749: JSR DDUP •• 
F522 BD E06E 2750: JSR ZBRAN 
F525 27 19 2751: BEQ RW4 
F527 BD EA64 2752: JSR PDOTQ 
F52A OF 2753: FCB 15 






































































































F55E D4 2772: FCB $D4 
F55F F5 41 2773: FDB TICK-4 
F561 BD E648 2774: FORGET JSR CURENT 
F564 BD E44E 2775: JSR AT 
F567 BD E639 2776: JSR CONTXT 
F56A BD E44E 2777: JSR AT 
F56D BD E707 2778: JSR SUB 
F570 BD E044 2779s JSR CLITER 
F573 18 2780: FCB $18 
F574 BD ES3A 2781: JSR QERR 
F577 BD F545 2782: JSR TICK 
F57A BD E414 2783: JSR DUP 
F57D BD E5D7 2784: JSR FENCE 
F580 BD E44E 2785: JSR AT 
F583 BD E71D 2786: JSR LESS 
F586 BD E044 2787: JSR CLITER 
F589 15 2788: FCB $15 
F58A BD E83A 2789: JSR QERR 
FSSD BD E414 2790: JSR DUP 
F590 BD E523 2791: JSR ZERO 
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FA11 F6 03 
F613 BD ESCF 
F616 BD EOCl 
F619 BD E6CA 











































































F66B F6 4F 


















































































































SSB MNEMONIC ASSEMBLER PAGE 54 
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F6F0 BD E401 
F6F3 BD E535 
F6F6 BD F5F0 




F6FF 48 49 
F701 4C 
F702 C5 
F703 F6 D3 
F705 BD F6B1 







































35 F7 OC 
37 BD EC4A 
;A BD E697 




























































































- 85 • 
JSR SWAP 
JSR TWO 
JSR END IF 
JSR TWO 
RTS 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 57 
F761 F7 41 3010; FOB EDIGS-
F763 BD E745 3011: SIGN J BR RDT 
F766 BD E38B 3012: JSR ZLESS 
F769 BD E06E 3013: JSR ZBRAN 
F76C 27 07 3014: BEQ SIGN2 
F76E BD E044 3015: JSR CLITER 
F771 2D 3016: FCC 
F772 BD EC2F 3017: JSR HOLD 





F776 81 3020: FCB $81 
F777 A3 3021: FCB $A3 
F778 F7 5C 3022: FDB SIGN-7 
F77A BD E661 3023: DIG JSR BASE 
F77D BD E44E 3024: JSR AT 
F780 BD FIBS 3025: JSR MSMOD 
F783 BD E745 3026: JSR ROT 
F786 BD E044 3027: JSR CLITER 
F789 09 3028: FCB 9 
F78A BD E3E9 3029: JSR OVER 
F78D BD E71D 3030: JSR LESS 
F790 BD E06E 3031: JSR ZBRAN 
F793 27 07 3032: BEQ DIG2 
F795 BD E044 3033: JSR CLITER 
F798 07 3034: FCB 7 
F799 BD E399 3035: JSR PLUS 
F79C BD E044 3036: DI62 JSR CLITER 
F79F 30 3037: FCC "0" 
F7A0 BD E399 3038: JSR PLUS 
F7A3 BD EC2F 3039: JSR HOLD 
F7A6 39 3040: 
3041: * 
RTS 
F7A7 82 3042: FCB $82 
F7A8 3043: FCC " # " 
F7A9 D3 3044: FCB $D3 
F7AA F7 76 3045: FDB DIG-4 
F7AC BD F77A 3046: DIGS JSR DIG 
F7AF BD E3E9 3047: JSR OVER 
F7B2 BD E3E9 3048: JSR OVER 
F7B5 BD E2E5 3049: JSR OR 
F7B8 BD E37B 3050: JSR ZEQU 
F7BB BD E06E 3051: JSR ZBRAN 
F7BE 27 EC 3052: BEQ DIGS 
F7C0 39 3053: 
3054: * 
RTS 
F7C1 82 3055: FCB $82 
F7C2 2E 3056: FCC 
F7C3 D2 3057: FCB $D2 
F7C4 F7 A7 3058: FDB DIGS-5 
F7C6 BD E345 3059: DOTR JSR TOR 
F7C9 BD F149 •i-LiiiO: JSR STOD 
F7CC BD E358 3061: JSR FROMR 
F7CF BD F7D9 3062: JSR DDOTR 
F7D2 39 3063: 
3064: * 
RTS 
F7D3 83 3065: FCB $83 
F7D4 44 3066: FCC "D. " 
F7D5 2E 
F7D6 D2 3067: FCB $D2 
F7D7 F7 CI 3068: FDB DOTR-5 
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F7D9 BD E345 3069: DDOTR JSR TOR 
F7DC BD E401 3070: JSR SWAP 
F7DF BD E3E9 3071 : JSR OVER 
F7E2 BD FIFO 3072: JSR DABS 
F7E5 BD F737 3073: JSR BDIGS 
F7ES BD F7AC 3074; JSR DIGS 
F7EB BD F763 3075; JSR . SIGN 
F7EE BD F746 3076: JSR EDIGS 
F7F1 BD E358 3077: JSR FROMR •' 
F7F4 BD E3E9 3078: JSR OVER 
F7F7 BD E707 3079: JSR SUB 
F7FA BD F715 3080: JSR SPACES 
F7FD BD E9EB 3081; JSR TYPE 
FSOO 39 3082; 
3083: * 
' RTS 
FSOl 82 3084: FCB $82 
F802 44 3085: FCC "D" 
F803 AE 3086: FCB $AE 
F804 F7 D3 3087: FDB DDOTR-6 
FB06 BD E523 3088: DDOT JSR ZERO 
F809 BD F7D9 3089: JSR DDOTR 
PBGC BD E75A 3090: JSR SPACE 
F80F 39 3091: 
3092: * 
RTS 
F810 81 3093: FCB $81 
F811 AE 3094: FCB $AE 
F812 F8 01 3095: FDB DDOT-5 
FS14 BD F149 3096: DOT JSR STOD 
FS17 BD F806 3097: JSR DDOT 
FSIA 39 3098: 
3099: * 
RTS 
FSIB 81 3100: FCB $81 
F81C BF 3101: FCB $BF 
F81D F8 10 3102: FDB DOT-4 
F81F BD E44E 3103: QUEST JSR AT 
F822 BD FB14 3104: JSR DOT 
F825 39 3105: 
3106: * 
RTS 
F826 84 3107: FCB $84 
F827 4C 3108: FCC "LIS" 
F828 49 53 
F82A D4 3109: FCB $D4 
F82B F8 IB 3110: FDB QUEST-4 
FS2D BD E93D 3111: LIST JSR DEC 
F830 BD E21D 3112: JSR CR 
FS33 BD E414 3113: JSR DUP 
F836 BD E61C 3114: JSR SCR 
F839 BD E46E 3115: JSR STORE 
F83C BD EA64 3116: JSR PDOTQ 
F83F 06 3117: FCB 6 
FS40 53 3118: FCC "SCR # " 
FS41 43 52 
F843 20 23 
F845 20 
F846 BD FS14 3119: JSR DOT 
F849 BD E044 3120: JSR CLITER 
FS4C 10 3121: FCB $10 
F84D BD E523 3122: JSR ZERO 
F850 BD EOC1 3123: JSR XDO 
F853 BD E21D 3124: LIST2 JSR CR 
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F856 BD EODA 3125: JSR I 
F859 BD E53E 3126: JSR THREE 
F85C BD F7C6 3127: JSR DOTR 
F85F BD E75A 3128: JSR SPACE 
F862 BD EODA 3129; JSR I 
F865 BD E61C 3130: JSR SCR 
F868 BD E44E 3131: JSR . AT 
F86B BD F3C5 3132: JSR DLINE 
F86E BD E07C 3133: JSR XLOOP" 
FB71 27 EO 3134: BEQ LIST2 
F873 BD E21D 3135: JSR CR 
F876 39 3136: 
3137: * 
RTS 
FS77 85 3138: FCB $85 
F878 49 3139: FCC "INDE" 
F879 4E 44 
F87B 45 
F87C D8 3140: FCB $D8 
F87D F8 26 3141: FDB LIST-7 
F87F BD E21D 3142: INDEX JSR CR 
FS82 BD E6B0 3143: JSR GNEP 
F885 BD E401 3144: JSR SWAP 
F888 BD EOCl 3145: JSR XDO 
F88B BD E21D 3146: INDEX2 JSR CR 
F88E BD EODA 3147: JSR I 
F891 BD E53E 3148: JSR THREE 
F894 BD F7C6 3149: JSR DOTR 
F897 BD E75A 3150: JSR SPACE 
F89A BD E523 3151: JSR ZERO 
F89D BD EODA 3152: JSR I 
F8A0 BD F3C5 3153: JSR DLINE 
F8A3 BD E211 3154: JSR QTERM 
F8A6 BD E06E 3155: JSR ZBRAN 
FSA9 27 03 3156: BEQ INDEX3 
F8AB BD E336 3157: JSR LEAVE 
F8AE BD E07C 3158: INDEX3 JSR XLOOP 
FSBl 27 D8 3159: BEQ INDEX2 
F8B3 BD E21D 3160: JSR CR 
F8B6 39 3161: 
3162: * 
RTS 
F8B7 85 3163: FCB $85 
F8BS 54 3164: FCC "TRIA" 
F8B9 52 49 
F8BB 41 
F8BC C4 3165: FCB $C4 
F8BD F8 77 3166: FDB INDEX-8 
F8BF BD E53E 3167: TRIAD JSR THREE 
F8C2 BD F175 3168: JSR SLASH 
F8C5 BD E53E 3169: JSR THREE 
FSCS BD F157 3170: JSR STAR 
F8CB BD E53E 3171: JSR THREE 
F8CE BD E3E9 3172: JSR OVER 
F8D1 BD E399 3173: JSR PLUS 
F8D4 BD E401 3174: JSR SWAP 
F8D7 BD EOCl 3175: JSR XDO 
F8DA BD E21D 3176: TRIAD2 JSR CR 
FSDD BD EODA 3177: JSR I 
F8E0 BD F82D 3178: JSR LIST 
F8E3 BD E211 3179: JSR QTERM 
F8E6 BD E06E 3180: JSR ZBRAN 
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F8E9 27 03 3181: BEQ TRIAD3 
F8EB BD E336 3182: JSR LEAVE 
FSEE BD E07C 3183: TRIAD3 : JSR XLOOP 
FSFl 27 E7 3184: BEQ TRIAD2 
F8F3 BD E21D 3185: .JSR CR 
F8F6 BD E044 3186: JSR CLITER 
F8F9 OF 3187: FCB . $0F 
F8FA BD F3D9 3188: JSR MESS 
FSFD BD E21D 3189: JSR CR 
F900 39 3190: RTS 
3191: * 
F901 85 3192: FCB $85 
F902 56 3193: FCC "VLIS" 
F903 4C 49 
F905 53 
F906 D4 3194: FCB $D4 
F907 F8 B7 3195: FDB TRIAD-8 
F909 BD E044 3196: VLIST JSR CLITER 
F90C 80 3197: FCB $80 
F90D BD E611 3198: JSR OUT 
F910 BD E46E 3199: JSR STORE 
F913 BD E639 3200: JSR CONTXT 
F916 BD E44E 3201: JSR AT 
F919 BD E44E 3202: JSR AT 
F91C BD E611 3203: VLISTl JSR OUT 
F91F BD E44E 3204: -JSR AT 
F922 BD E6A6 3205: JSR COLUMS 
F925 BD E44E 3206: JSR AT 
F928 BD E044 3207: JSR CLITER 
F92B 20 3208: FCB 
F92C BD E707 3209: JSR SUB 
F92F BD E738 3210: JSR GREAT 
F932 BD E06E 3211: JSR ZBRAN 
F935 27 OC 3212: BEQ VLIST2 
F937 BD E21D 3213: JSR CR 
F93A BD E523 3214: JSR ZERO 
F93D BD E611 3215: JSR OUT 
F940 BD E46E 3216: JSR STORE 
F943 BD E414 3217: VLIST2 JSR DUP 
F946 BD EE16 3218: JSR IDDOT 
F949 BD E75A 3219: JSR SPACE 
F94C BD E75A 3220: JSR SPACE 
F94F BD E813 3221: JSR PFA 
F952 BD E7F0 JSR LFA 
F955 BD E44E 3223: JSR AT 
F958 BD E414 3224: JSR DUP 
F95B BD E37B 3225: JSR ZEQU 
F95E BD E211 3226: JSR QTERM 
F961 BD E2E5 3227: JSR OR 
F964 BD E06E 3228: JSR ZBRAN 
F967 27 B3 3229: BEQ VLISTl 
F969 BD E3F7 3230: JSR DROP 
F96C BD E21D 3231: JSR CR 
F96F 39 3232: 
a 
RTS 
F970 83 3234: FCB $83 
F971 44 3235: FCC "D+" 
F972 2B 
F973 AD 3236: FCB $AD 
F974 F9 01 3237: FDB VLIST-8 
90 -
FORTH SSB MNEMONIC ASSEMBLER PAGE 61 
F97.6 BD E38B 3238: DPLMI JSR ZLESS 
F979 BD E06E 3239: JSR ZBRAN 
F97C 27 03 3240: BEQ DPLMI2 
F97E BD E3D2 3241: JSR DMINUS 
F981 39 3242: DPLMI2 RTS 
F982 82 3244: FOB $82 
F983 2B 3245: FCC " + • " 
F984 AD 3246: FCB $AD 
F985 F9 70 3247: FDB DPLMI-6 
F987 BD E3SB 3248: PLMI JSR ZLESS 
F98A BD E06E 3249s JSR ZBRAN 
F98D 27 03 3250: BEQ PLMI 2 
F9BF BD E3C2 3251: JSR MINUS 
F992 39 3252: PLMI2 RTS 
3253: * 
F993 82 3254: FCB $82 
F994 4D 3255: FCC "M" 
F995 AA 3256: FCB $AA 
F996 F9 82 3257: FDB PLMI-5 
F998 BD E3E9 3258: MSTAR JSR OVER 
F99B BD E3E9 3259s JSR OVER 
F99E BD E2F6 3260: JSR XOR 
F9A1 BD E345 3261: JSR TOR 
F9A4 BD FIDA 3262s JSR ABS 
F9A7 BD E401 3263: JSR SWAP 
F9AA BD FIDA 3264: JSR ABS 
F9AD BD E262 3265: JSR USTAR 
F9B0 BD E358 3266 s JSR FROMR 
F9B3 BD F976 3267: JSR DPLM I 
F9B6 39 3268: RTS 
3269 s * 
F9B7 82 3270 s FCB $82 
F9B8 4D 3271 s FCC "M" 
F9B9 AF 3272 s FCB $AF 
F9BA F9 93 3273: FDB MSTAR-5 
F9BC BD E3E9 3274 s MSLASH JSR OVER 
F9BF BD E345 3275 s JSR TOR 
F9C2 BD E345 3276 s JSR TOR 
F9C5 BD FIFO 3277: JSR DABS 
F9C8 BD E36A 3278 s JSR R 
F9CB BD FIDA 3279 s JSR ABS 
F9CE BD E29E 3280 s JSR USLASH 
F9D1 BD E358 3281: JSR FROMR 
F9D4 BD E36A 3282 s JSR R 
F9D7 BD E2F6 3283 s JSR XOR 
F9DA BD F987 3284: JSR PLMI 
F9DD BD E401 3285: JSR SWAP 
F9E0 BD E358 3286: JSR FROMR 
F9E3 BD F987 3287: JSR PLMI 
F9E6 BD E401 3288: JSR SWAP 
F9E9 39 3289: RTS 
3290: * 
F9EA 83 3291: FCB $83 
F9EB 43 3292: FCC "C/" 
F9EC 2F 
F9ED CC 3293: FCB $CC 
F9EE F9 B7 3294: FDB MSLASH-: 
F9F0 BD^ E4E0 3295: CL JSR DOCON 
F9F3 00 40 3296: FDB $40 
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3297: * 
F9F5 84 3298: FCB $84 
F9F6 54 3299: FCC "TEX" 
F9F7 45 58 
F9F9 D4 FCB $D4 
F9FA F9 EA 3301: FDB CL-6 
F9FC BD E6CA 3302: TEXT JSR . HERE 
F9FF BD F9F0 3303; JSR CL 
FA02 BD E6B0 3304: JSR ONEP 
FA05 BD EC21 3305: JSR BLANKS 
FAOS BD EC5C 3306: JSR WORD 
FAOB BD E6CA 3307: JSR HERE 
FADE BD EC4A 3308: JSR PAD 
FAll BD F9F0 3309: JSR CL 
FA14 BD E6B0 3310: JSR ONEP 
FA17 BD E22D 3311: JSR CMOVE 
FAIA 39 3312: 
3313: * 
RTS 
FAIB 84 3314: FCB $84 
FAIC 4C 3315: FCC "LIN" 
FAID 49 4E 
FAIF C5 3316: FCB $C5 
FA20 F9 F5 3317: FDB TEXT-7 
FA22 BD E414 3318: LINE JSR DLIP 
FA25 BD E02C 3319: JSR LIT 
FA2S FF FO 3320: FDB $FFF0 
FA2A BD E2D5 3321: JSR AND 
FA2D BD E044 3322: JSR CLITER 
FA30 17 3323: FCB $17 
FA31 BD E83A 3324: JSR QERR 
FA34 BD E61C 3325: JSR SCR 
FA37 BD E44E 3326: JSR AT 
FA3A BD F399 3327: JSR PLINE 
FA3D BD E3F7 3328: JSR DROP 
FA40 39 3329: 
3330: * 
RTS 
FA41 C6 3331: FCB $C6 
FA42 45 3332: FCC "EDITO" 
FA43 44 49 
FA45 54 4F 
FA47 D2 3333: FCB $D2 
FA48 FA IB 3334: FDB LINE-7 
FA4A BD E9C5 3335: EDITOR JSR DODOES 
FA4D 7E EFD2 3336: JMP DOVOC 
FA50 81 AO 3337: FDB $81 AO 
FA52 FD 2C 3338: FDB C~4 
FA54 20 12 3339: 
3340: * 
FDB FORTH+10 
FA56 85 3341: FCB $85 
FA57 57 3342: FCC "WHER" 
FA58 48 45 
FA5A 52 
FA5B C5 3343: FCB $C5 
FA5C FA 41 3344: FDB EDITOR-9 
FA5E BD E414 3345: WHERE JSR DUP 
FA61 BD E57C 3346: JSR BSCR 
FA64 BD F175 3347: JSR SLASH 
FA67 BD E414 3348: JSR DUP 
FA6A BD E61C 3349: JSR SCR 
FA6D BD E46E 3350: JSR STORE 
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FACO 4C 4F 
FAC2 43 41 
FAC4 54 
FAC5 C5 
FAC6 20 2D 
FAC8 BD E68C 
FACB BD E44E 
FACE BD F9F0 




FAD7 4C 45 
FAD9 41 
FADA C4 
FADB FA BE 
FADD BD FACS 
FAEO BD FA22 




FAE9 40 41 
FAEB C7 
















































































































































FAEE BD FADD 3402: NLAG JSR NLEAD 
FAFl BD E414 3403: JSR DUP 
FAF4 BD E345 3404: JSR TOR 
FAF7 BD E399 3405: JSR PLUS 
FAFA BD F9F0 3406: JSR CL 
FAFD BD E358 3407! JSR FROMR 
FBOO BD E707 3408: JSR . SUB 
FB03 39 3409: RTS 
3410: * 
FB04 85 3411: FCB $85 
FB05 2D 3412: FCC "-MOV" 
FB06 4D 4F 
FBOS 56 
FB09 C5 3413: FCB $C5 
FBOA FA E7 3414: FDB NLAG-7 
FBOC BD FA22 3415: MMOVE JSR LINE 
FBOF BD F9F0 3416: JSR CL 
FB12 BD E22D 3417: JSR CMOVE 
FBI 5 BD F24E 3418: JSR UPDATE 
FB18 39 3419: RTS 
3420: * 
FB19 81 3421: FCB $81 
FBIA 08 3422: FCB $C8 
FBIB FB 04 3423: FDB MMOVE-I 
FBID BD FA22 3424: H JSR LINE 
FB20 BD EC4A 3425; JSR PAD 
FB23 BD E6B0 3426: JSR ONEP 
FB26 BD F9F0 3427: JSR CL 
FB29 BD E414 3428: JSR DUP 
FB2C BD EC4A 3429: JSR PAD 
FB2F BD E482 3430; JSR CSTORE 
FB32 BD E22D 3431; JSR CMOVE 
FB35 39 3432: RTS 
3433: * 
FB36 81 3434: FCB $81 
FB37 C5 3435; FCB $C5 
FB38 FB 19 3436; FDB H-4 
FB3A BD FA22 3437: ER JSR LINE 
FB3D BD F9F0 3438: JSR CL 
FB40 BD EC21 3439: JSR BLANKS 
FB43 BD F24E 3440; JSR UPDATE 
FB46 39 3441: RTS 
3442; * 
FB47 81 3443; FCB $81 
FB48 D3 3444: FCB $D3 
FB49 FB 36 3445; FDB ER-4 
FB4B BD E414 3446: S JSR DUP 
FB4E BD E52C 3447: JSR ONE 
FB51 BD E707 3448: JSR SUB 
FB54 BD E044 3449; JSR CLITER 
FB57 OE 3450: FCB $E 
FB58 BD EOCl 3451: JSR XDO 
FB5B BD EODA 3452; S2 JSR I 
FB5E BD FA22 3453: JSR LINE 
FB61 BD EODA 3454; JSR I 
FB64 BD E6B0 3455; JSR ONEP 
FB67 BD FBOC 3456; JSR MMOVE 
FB6A BD E02C 3457: JSR LIT 
FB6D FF FF 3458: FDB $FFFF 
FB6F BD E08B 3459: JSR XPLQOP 
SSB MNEMONIC ASSEMBLER PAGE 64 
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FB72 27 E7 3460: BEQ S2 
FB74 BD FB3A 3461 : JSR ER 
FB77 39 3462: RTS 
3463 s 
FB78 81 3464: FCB $81 
FB79 C4 3465: FCB $C4 
FB7A FB 47 3466: FOB S-4 
FB7C BD E414 3467: DEL JSR DUP 
FB7F BD FBID 3468: JSR H 
FB82 BD E044 3469: JSR CLITER 
FB85 OF 3470: FCB $F 
FB86 BD E414 3471: JSR DUP 
FB89 BD E745 3472: JSR ROT 
FB8C BD EOCl 3473: JSR XDO 
FB8F BD EODA 3474: DEL2 JSR I 
FB92 BD E6B0 3475: JSR ONEP 
FB95 BD FA22 3476: JSR LINE 
FB9S BD EODA 3477: JSR I 
FB9B BD FBOC 3478: JSR MMOVE 
FB9E BD E07C 3479 s JSR XLOOP 
FBAl 27 EC 3480: BEQ DEL2 
FBA3 BD FB3A 3481: JSR ER 
FBA6 39 3482: RTS 
3483: * 
FBA7 81 3484: FCB $81 
FBA8 CD 3485: FCB $CD 
FBA9 FB 78 3486: FDB DEL-4 
FBAB BD E68C 3487: M JSR RNUM 
FBAE BD E420 3488: JSR PSTORE 
FBBl BD E21D 3489: JSR CR 
FBB4 BD E75A 3490: JSR SPACE 
FBB7 BD FADD 3491: JSR NLEAD 
FBBA BD E9EB 3492: JSR TYPE 
FBBD BD E044 3493: JSR CLITER 
FBCO 5F 3494: FCB $5F 
FBCl BD EIDC 3495: JSR EMIT 
FBC4 BD FAEE 3496: JSR NLAG 
FBC7 BD E9EB 3497: JSR TYPE 
FBCA BD FAC8 3498: JSR NLOC 
FBCD BD F814 3499: JSR DOT 
FBDO BD E3F7 3500; JSR DROP 
FBD3 39 3501: RTS 
3502: * 
FBD4 81 3503: FCB $81 
FBD5 D4 3504: FCB $D4 
FBD6 FB A7 3505: FDB M-4 
FBDS BD E414 3506: T JSR DUP 
FBDB BD F9F0 3507: JSR CL 
FBDE BD F157 3508: JSR STAR 
FBEl BD E68C 3509: JSR RNUM 
FBE4 BD E46E 3510: JSR STORE 
FBE7 BD E414 3511 s JSR DUP 
FBEA BD FBID 3512: JSR H 
FEED BD E523 3513: JSR ZERO 
FBFO BD FBAB 3514: JSR M 
FBF3 39 3515: RTS 
3516s * 
FBF4 81 3517: FCB $81 
FBF5 CC 3518: FCB $CC 
FBF6 FB D4 3519: FDB T-4 
SSB MNEMONIC ASSEMBLER PAGE 61 
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FC69 85 3577: FCB $85 
FC6A 46 3578: FCC "FLUS" 
FC6B 4C 55 
FC6D 53 
FC6E C8 3579: FCB $C8 
FC6F FC 45 3580: FDB CLEAR-S 
FC71 BD E044 3581: FLUSH J BR CLITER 
FC74 08 3582: FCB 8 
FC75 BD E523 3583: J BR ZERO •• 
FC78 BD EOCl 3584: JSR XDO 
FC7B BD E02C 3585: FL2 J BR LIT 
FC7E 7F FF 3586: FDB $7FFF 
FC80 BD F2B4 3587: J BR BUFFER 
FC83 BD E3F7 3588: JSR DROP 
FC86 BD E07C 3589: JSR XLOOP 
FC89 27 FO 3590: BEQ FL2 
FCBB 39 3591: 
3592: * 
RTS 
FC8C 84 3593: FCB $84 
FC8D 43 3594: FCC "COP" 
FC8E 4F 50 
FC90 D9 3595: FCB $D9 
FC91 FC 69 3596: FDB FLUSH-8 
FC93 BD E57C 3597: COPY JSR BBCR 
FC96 BD F157 3598: JSR STAR 
FC99 BD E62A 3599: JSR OFSET 
FC9C BD E44E 3600: JSR AT 
FC9F BD E399 3601: JSR PLUS 
FCA2 BD E401 3602: JSR SWAP 
FCA5 BD E57C 3603: JSR BSCR 
FCA8 BD F157 3604: JSR STAR 
FCAB BD E57C 3605: JSR BSCR 
FCAE BD E3E9 3606: JSR OVER 
FCBl BD E399 3607: JSR PLUS 
FCB4 BD E401 3608: JSR SWAP 
FCB7 BD EOCl 3609: JSR XDO ' 
FCBA BD E414 3610; C0PY2 JSR DUP 
FCBD BD EODA 3611: JBR I 
FCCO BD F314 3612: JSR BLOCK 
FCC3 BD E535 3613: JSR TWO 
FCC6 BD E707 3614: JSR SUB 
FCC9 BD E46E 3615: JSR STORE 
FCCC BD E6B0 3616: JSR ONEP 
FCCF BD F24E 3617: JSR UPDATE 
FCD2 BD E07C 3618: JSR XLOOP 
FCD5 27 E3 3619: BEQ C0PY2 
FCD7 BD E3F7 3620: JSR DROP 
FCDA BD FC71 3621: JSR FLUSH 
FCDD 39 3622: 
3623: * 
RTS 
FCDE 86 362-1-; FCB $86 
FCDF 44 3625: FCC "DELET" 
FCEO 45 4C 
FCE2 45 54 
FCE4 C5 3626: FCB $C5 
FCE5 FC 8C 3627: FDB COPY-7 
FCE7 BD E345 3628: DELETE JSR TOR 
FCEA BD FAEE 3629: JBR NLAG 
FCED BD E399 3630: JSR PLUS 
FCFO BD E36A 3631: JSR R 
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FCF3 BD E707 3632: JSR SUB 
FCF6 BD FAEE 3633: JSR NLAG 
FCF9 BD E36A 3634: JSR R 
FCFC BD E3C2 3635: JSR MINUS 
FCFF BD E68C 3636: JSR RNUM 
FD02 BD £420 3637: JSR PSTORE 
FD05 BD FADD 3638: JSR . NLEAD 
FDOa BD E399 3639: JSR PLUS 
FDOB BD E401 3640: JSR SWAP 
FDOE BD E22D 3641: JSR CMOVE 
FDll BD E358 3642: JSR FROMR 
FD14 BD EC21 3643: JSR BLANKS 
FD17 BD F24E 3644: JSR UPDATE 
FDIA 39 3645: 
3646: * 
RTS 
FDIB 81 3647: FCB $81 
FDIC C2 3648: FCB $C2 
FDID FC DE 3649: FDB DELETE-
FDIF BD EC4A 3650: B JSR PAD 
FD22 BD E45E 3651: JSR CAT 
FD25 BD E3C2 3652: JSR MINUS 
FD28 BD FBAB 3653: JSR M 
FD2B 39 3654: 
3655: * 
RTS 
FD2C 81 3656: FCB $81 
FD2D C3 3657: FCB $C3 
FD2E FD IB 3658: FDB B-4 
FD30 BD E52C 3659: C JSR ONE 
FD33 BD F9FC 3660: JSR TEXT 
FD36 BD EC4A 3661: JSR PAD 
FD39 BD E9D7 3662: JSR COUNT 
FD3C BD FAEE 3663: JSR NLAG 
FD3F BD E745 3664: JSR ROT 
FD42 BD E3E9 3665: JSR OVER 
FD45 BD E767 3666: JSR MIN 
FD48 BD E345 3667: JSR TOR 
FD4B BD E36A 3668: JSR R 
FD4E BD E68C 3669: JSR RNUM 
FD51 BD E420 3670: JSR PSTORE 
FD54 BD E36A 3671: JSR R 
FD57 BD E707 3672: JSR SUB 
FD5A BD E345 3673: JSR TOR 
FD5D BD E414 3674: JSR DUP 
FD60 BD E6CA 3675: JSR HERE 
FD63 BD E36A 3676: JSR R 
FD66 BD E22D 3677: JSR CMOVE 
FD69 BD E6CA 3678: JSR HERE 
FD6C BD FADD 3679: JSR NLEAD 
FD6F BD E399 3680; JSR PLUS 
FD72 BD E358 3681: JSR FROMR 
FD75 BD E22D 3682: JSR CMOVE 
FD7S BD E358 3683: JSR FROMR 
FD7B BD E22D 3684: JSR CMOVE 
FD7E BD F24E 3685: JSR UPDATE 
FD81 BD E523 3686: JSR ZERO 
FD84 BD FBAB 3687: JSR M 
FD87 39 3688: 
3689: * 
RTS 
FD88 82 3690: FCB $82 
FD89 50 3691: FCC lip II 
98 -
FORTH 
FDSA AE 3692: FCB $AE 
FD8B FA 56 3693: FDB WHERE-I 
FDSD BD E044 3694: PDOT JSR CLITER 
FD90 40 3695: FCB $40 
FD91 BD E535 3696: JSR TWO 
FD94 BD E482 3697: JSR CSTORE 
FD97 39 3698: RTS 
3699: * 
FD98 83 3700: FCB $83 
FD99 4D 3701: FCC "MO" 
FD9A 4F 
FD9B CE 3702: FCB $CE 
FD9C FD 88 3703: FDB PDOT-5 
FD9E 7E FE86 3704: MON J MP START 
FDAl 39 3705: RTS 
3706: * 
FDA2 84 3707: FCB $84 
FDA.3 4C 3708: FCC "LIN" 
FDA4 49 4E 
FDA6 CB 3709: FCB $CB 
FDA7 FD 98 3710: FDB MON-6 
FDA9 BD E53E 3711: LINK JSR THREE 
FDAC BD F157 3712: JSR STAR 
FDAF BD E044 3713: JSR CLITER 
FDB2 DO 3714: FCB $D0 
FDB3 BD E399 3715: JSR PLUS 
FDB6 BD E414 3716: JSR DUP 
FDB9 BD E044 3717: JSR CLITER 
FDBC 7E 3718: FCB $7E 
FDBD BD E401 3719: JSR SWAP 
FDCO BD E482 3720: JSR CSTORE 
FDC3 BD E6B0 3721: JSR ONEP 
FDC6 BD F545 3722; JSR TICK 
FDC9 BD E401 3723: JSR SWAP 
FDCC BD E46E 3724: JSR STORE 
FDCF 39 3725: RTS 
3726: * 
FDDO 84 3727: FCB $84 
FDDl 4E 3728: FCC "NOO" 
FDD2 4F 4F 
FDD4 DO 3729: FCB $D0 
FDD5 FD A2 3730: FDB LINK-7 
FDD7 39 3731: NOOP RTS 
3732: * 
0800 3733: BUB EQU $0800 
3734: * 
FDD8 36 3735: BUBBLE PSH A 
FDD9 B6 0802 3736: LDA A BUB+2 
FDDC 85 01 3737: BIT A #01 
FDDE 27 04 3738: BEQ BBl 
FDEO C6 20 3739: LDA B #$20 
FDE2 32 3740: BBO PUL A 
FDE3 39 3741: RTS 
FDE4 5D 3742: BBl TST B 
FDE5 27 FB 3743: BEQ BBO 
FDE7 5A 3744: DEC B 
FDE8 27 07 3745: BEQ READ 
FDEA 5A 3746: DEC B 
FDEB 27 45 3747: BEQ WRITE 
FDED C6 21 3748: LDA B #$21 
SSB MNEMONIC ASSEMBLER PAGE 69 
Dummy 
- 99 


















































































































































































































































































































- 1 0 0 
FORTH 
FE6D 39 3809: RTS 
FE6E F6 0803 3810: WTERR LDA B BUB+3 
FE71 3811: PUL A 




3816: % MONITOR 
3817: 
OOEF 3818: STACK EQU $OOEF 
OOFA 3819: ORG $OOFA 
OOFA 3820: XTEMPM RMB 2 
OOFC 3821: SP RMB 2 
OOFE 3822:. XHI RMB 1 
OOFF 3823: XLOW RMB 1 
3824: % 
FETE 3825: ORG $FE7E 
3826: * 
FE7E CC 3827: FTHSTR FCB $CC 
FE7F oc OA 3828: FDB $OCOA 
FESl DD 3829: FCB $DD 
FE82 10 3830: FCB ACIAC-1 
FES3 7E EOOl 3831: J MP ORIG+1 
FE86 8E OOEF 3832: START LDS #STACK 
FE89 9F FC 3833: STS SP 
FE8B CC 3834: FCB $CC 
FE8C OC OA 3835: FDB $OCOA 
FE8E DD 3836: FCB $DD 
FE8F 10 3837: FCB ACIAC-1 
FE90 9E FC 3838: CONTRL LDS SP 
FE92 CE FFDA 3839: LDX #MESSG1 
FE95 BD FF09 3840: JSR JDATAl 
FE98 BD FF08 3841: JSR PDATA3 
FE9B BD FFIO 3842: JSR INCH 
FE9E 16 3843: TAB 
FE9F BD FF62 3844: JSR OUTS 
FEA2 CE FFE2 3845: LDX #FCTABL 
FEA5 El 00 • 3846: NXTCHR CMP B 0, X 
FEA7 27 OA 3847: BEQ GOODCH 
FEA9 08 3848: INX 
FEAA 08 3849: INX 
FEAB 08 3850: INX 
FEAC 8C FFEE 3851: CPX #FCTBEN 
FEAF 26 F4 3852: BNE NXTCHR 
FEBl 20 DD 3853: ERA CONTRL 
FEB3 EE 01 3854: GOODCH LDX 1,X 
FEB5 6E 00 3855: JMP 0, X 
FEB7 8D 57 3856: INHEX BSR INCH 
FEB9 80 30 3857: INHEX2 SUB A #'0 
FEBB 2B D3 3858: BMI CONTRL 
FEBD 81 09 3859: CMP A #9 
FEBF 2F OA 3860: BLE INIHG 
FECI 81 11 3861: CMP A #$11 
FEC3 2B CB 3862: BMI CONTRL 
FEC5 81 16 3863: CMP A #$16 
FEC7 2E C7 3864: BGT CONTRL 
FEC9 80 07 3865: SUB A #7 
FECB 39 3866: INIHG RTS 
FECC 86 07 3867: ERRORM LDA A #7 
FECE 8D 2B 3868: BSR OUTCH 





l o t 
FORTH SSB MNEMONIC ASSEMBLER PAGE 72 
FEDO 86 3F 3869: LDA A # ' ? 
FED2 SD 3870: BSR DUTCH 
FED4 20 BA 3871: BRA CONTRL 
FED6 8D 09 3872: BADDR BSR BYTE 
FED 8 97 FE 3873: STA A XHI 
FEDA SD 05 3874: BSR BYTE 
FEDC 97 FF 3S75: STA A XLOW 
FEDE DE FE 3876: LDX XHI 
FEEO 39 3877: RTS 
FEEl SD D4 3878: BYTE BSR INHEX 
FEE3 48 3879: BYTE2 ASL A 
FEE4 48 3880: ASL A 
FEES 48 3881: ASL A 
FEE6 48 3882: ASL A 
FEE7 16 3883: TAB 
FEES SD CD 3884: BSR INHEX 
FEEA IB 3885: ABA 
FEEB 16 3886: TAB 
FEEC 39 3887: RTS 
FEED 44 3888: OUTHL LSR A 
FEEE 44 3889: LSR A 
FEEF 44 3890: LSR A 
FEFO 44 3891: LSR A 
FEFl 84 OF 3892: OUTHR AND A #$F 
FEF3 SB 30 3893: ADD A #'0 
FEF5 81 39 3894: CMP A #'9 
FEF7 23 02 3895: BLS DUTCH 
FEF9 SB 07 3896: ADD A #7 
FEFB 37 3897: DUTCH PSH B 
FEFC D6 11 3898: OUTCl LDA B ACIAC 
FEFE C5 20 3899: BIT B #$20 
FFOO 27 FA 3900: BEQ OUTCl 
FF02 97 13 3901: STA A ACIAD+1 
FF04 3902: PUL B 
FF05 39 3903: RTS 
FF06 8D F3 3904; PDATA2 BSR DUTCH 
FFOS 08 3905: PDATA3 INX 
FF09 A6 00 3906: JDATAl LDA A 0, X 
FFOB 81 04 3907: CMP A #4 
FFOD ?6 F7 3908: BNE PDATA2 
FFOF 39 3909: RTS 
FFIO 96 11 3910: INCH LDA A ACIAC 
FF12 48 3911: ASL A 
FF13 24 FB 3912: BCC INCH 
FF15 96 12 3913: LDA A AC I AD 
FF17 84 7F 3914: AND A #$7F 
FF19 20 EO 3915: BRA DUTCH 
FFIB 8D 42 3916: CHANGE BSR BADDRS 
FFID DE FE 3917: LDX XHI 
FFIF 8D 3A 3918: BSR 0UT2HS 
FF21 09 3919: DEX 
FF22 SD EC 3920: CHAl BSR INCH 
FF24 81 OA 3921: CMP A #$A 
FF26 27 19 3922: BEQ LF 
FF28 81 5E 3923: CMP A #$5E 
FF2A 27 OE 3924: BEQ UA 
FF2C BD FEB9 3925: JSR INHEX2 
FF2F SD B2 3926: BSR BYTE2 
FF31 A7 00 3927: STA A 0, X 
FF33 A1 00 3928: CMP A o , x 
- 1 0 2 -
FORTH SSB MNEMONIC ASSEMBLER PAGE 
FF35 27 EB 3929; BEG! CHAl 
FF37 7E FECC 3930: JMP ERRORM 
FF3A 86 OA 3931: UA LDA A #$A 
FF3C 8D BD 3932: BSR DUTCH 
FF3E 09 3933: DEX 
FF3F 20 01 3934 s BRA LFl 
FF41 08 3935: LF INX 
FF42 DF FE 3936: LFl STX XHI 
FF44 CE FFDB 3937: LDX #MESSG1+1 
FF47 8D CO 3938: BSR JDATAl 
FF49 CE OOFE 3939: LDX #XHI 
FF4C SD OB 3940: BSR 0UT4HS 
FF4E 20 CD 3941: BRA CHANGE+2 
FF50 A6 00 3942: 0UT2H LDA A 0, X 
FF52 08 3943: INX 
FF53 36 3944: 0UT2HA PSH A 
FF54 8D 97 3945: BSR OUTHL 
FF56 3946: PUL A 
FF57 20 98 3947: BRA OUTHR 
FF59 SD F5 3948: 0UT4HS BSR 0UT2H 
FF5B 8D F3 3949: 0UT2HS BSR 0UT2H 
FF5D 20 03 3950: BRA OUTS 
FF5F BD FED6 3951: BADDRS JSR BADDR 
FF62 86 20 3952: OUTS LDA A #$20 
FF64 20 95 3953: BRA OUTCH 
FF66 CE FFDA 3954: PRINT LDX #MESSG1 
FF69 SD 9E 3955: BSR JDATAl 
FF6B DE FC 3%56: LDX SP 
FF6D 08 3957: INX 
FF6E 8D EB 3958: BSR 0UT2HS 
FF70 SD E9 3959: BSR 0UT2HS 
FF72 SD E7 3960: BSR 0UT2HS 
FF74 SD E3 3961: BSR 0UT4HS 
FF76 SD El 3962: BSR 0UT4HS 
FF78 CE OOFC 3963: LDX #SP 
FF7B 20 DC 3964: BRA 0UT4HS 
FF7D 37 3965: GO PSH B 
FF7E BD FF5F 3966: JSR BADDRS 
FF81 OF 3967: SEI 
FF82 6E 00 3968: JMP 0, X 
FF84 9F FC 3969: SWIENT STS SP 
FF86 30 3970: TSX 
FF87 6D 06 3971: TST 6, X 
FF89 26 02 3972: BNE SWl 
FF8B 6A 05 3973: DEC 5, X 
FF8D 6A 06 3974: SWl DEC 6, X 
FF8F BD FF66 3975: REG JSR PRINT 
FF92 7E FE90 3976: JMP CONTRL 
FF95 CE FFAO 3977: TRAP LDX #MESSG2 
FF98 BD FF09 3978: JSR JDATAl 
FF9B 9F FC 3979: STS SP 
FF9D 30 3980: TSX 
FF9E 20 EF 3981: BRA REG 
FFAO 54 3982: MESSG2 FCC "TRAPPED AT 
FFAl 52 41 
FFA3 50 50 
FFA5 45 44 
FFA7 20 41 
FFA9 54 20 
FFAB 04 3983: FCB 
103 
FORTH SSB MNEMONIC ASSEMBLER PAGE 74 
FFAC CE FFDA 3984; LCMD LDX #MESSG1 
FFAF BD FF09 3985; JSR JDATA1 
FFB2 BD FF5F 3986: JSR BADDRS 
FFB5 BD FEEl 3987: LCMDL JSR BYTE 
FFB8 A7 00 3988: STA A 0. X 
FFBA A1 00 3989: CMP A o,x 
FFBC 27 03 3990: BEG! LCMD2 
FFBE 7E FECC 3991: J MP ERRORM 
FFCl 08 3992: LCMD2 I NX 
FFC2 DF FA 3993: STX XTEMPM 
FFC4 86 OF 3994; LDA A #$F 
FFC6 94 FB 3995: AND A XTEMPM+1 
FFC8 26 EB 3996: BNE LCMDl 
FFCA CE FFDA 3997; LDX #MESSG1 
FFCD BD FF09 3998; JSR JDATAl 
FFDO CE OOFA 3999; LDX #XTEMPM 
FFD3 BD FF59 4000; JSR 0UT4HS 
FFD6 DE FA 4001: LDX XTEMPM 
FFD8 20 DB ,4002: BRA LCMDl 
FFDA OA 4003; MESSGl FCB $A,$D|,0, 
FFDB OD 00 
FFDD 00 00 
FFDF 04 2A 
FFEl 04 
FFE2 4D 4004; FCTABL FCC "M" 
FFE3 FF IB 4005: FDB CHANGE 
FFE5 52 4006: FCC "R" 
FFE6 FF 8F 4007; FDB REG 
FFES 58 4008: FCC "X" 
FFE9 FF 7D 4009; FDB GO 
FFEB 4C 4010: FCC 
FFEC FF AC 4011; 
4012; * 
FDB LCMD 
FFEE FF 95 4013; FCTBEN FDB TRAP 
FFFO 00 DO 4014; FDB SCI 
FFF2 00 D3 4015; FDB TOF 
FFF4 00 D6 4016: FDB OCF 
FFF6 00 D9 4017; FDB ICF 
FFFS 00 DC 4018; FDB IRQl 
FFFA IfF 84 4019: FDB SWIENT 
FFFC FE 86 4020; FDB START 










ABORT F055 ABS FIDA ABS2 F1E8 AC I AC 0011 
ACIAD 0012 AGAIN F679 ALLOT E6D9 AND E2D5 
ARROW F45C AT E44E B FDIF BACK F5C3 
BACKSP EOOE BADDR FED6 BADDRS FF5F BASE E661 
BBO FDE2 BBl FDE4 BBUF E56F BCOMP EECE 
BDIGS F737 BEGIN F5DE BL E548 BLANKS EC21 
BLK E5FC BLOCK F314 BL0CK3 F33D BLOCK4 F363 
BLOCKS F386 BSCR E57C BUB 0800 BUBBLE FDD8 
BUFFER F2B4 BUFFR2 F2C0 BUFFR3 F2F6 BUILDS E98E 
BYTE FEEl BYTE2 FEE3 C FD30 CAT E45E 
CCOMM E6F6 CENT FOG 1 CHAl FF22 CHANGE FFIB 
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FORTH SSB MNEMONIC ASSEMBLER PAGE 75 
CL F9F0 CL2 FC5D CLEAR FC4D CLITER E044 
CM0V2 £241 CM0V3 E25A CMOVE E22D COLD FOSl 
CGLD2 F087 C0LD3 F096 COLINT E022 COLON E495 
COLUMS E6A6 COMMA E6E4 COMPIL E8CF CON E4CE 
CONTRL FE90 CONTXT E639 COPY FC93 C0PY2 FCBA 
COUNT E9D7 CR E21D CREAT2 EESO CREATE EE59 
CSP E682 CSTORE E4S2 CURENT E648 DABS FIFO 
DABS2 FIFE DDOT F806 DDOTR F7D9 DDUP E79E 
DDUP2 E7A9 DEC E93D DEFI-N EFEA DEL FB7C 
DEL2 FBSF DELETE FCE7 DELINT E024 DFIND ED95 
DFIND2 EDCl DIG F77A DIG2 F79C DIGIT EOEE 
D16IT0 El 02 DIGITl El OA DIGIT2 ElOD DIGS F7AC 
DLINE F3C5 DLITE2 EF26 DLITER EF12 DMINUS E3D2 
DO F613 DOCON E4E0 DODOES E9C5 DOES E9A3 
DOT F814 DOTQ EA82 DOTQl EAA8 D0TQ2 EAB4 
DOTR F7C6 DOUSER E511 DOVAR E4FD DOVOC EFD2 
DP E5E1 DPINIT EOIE DPL E66C DPLMI F976 
DPLMI2 F9S1 DPLUS E3A7 DRB F4D9 DRIVE F4E6 
DRONE F29F DROP E3F7 DRZERO F28F DTRAIL EA26 
DTRAL2 EA2F DTRAL3 EA51 DTRAL4 EA57 DUP E414 
DWNCNT 0088 EDIGS F746 EDITOR FA4A ELSE F6DA 
EMIT EIDC ENCL2 E193 ENCL3 El AO ENCL.4 E1A3 
ENCL5 El BO ENCL6 E1B6 ENCL7 ElBC ENCLS El CO 
ENCLOS EISA END F66D ENDIF F5F0 EQUAL E712 
ER FB3A ERAM F133 ERASE E C U ERROR EDD8 
ERR0R2 EDE9 ERRORM FECC EXEC E05D EXPEC2 EB06 
EXPEC3 EB45 EXPEC4 EB62 EXPEC5 EB65 EXPEC6 EB77 
EXPECT EAFA FCTABL FFE2 FCTBEN FFEE FENCE E5D7 
FENCIN EOlC FILL EBEA FIRST E555 FL2 FC7B 
FLD E677 FLUSH FC71 FORGET F561 FORTH 2008 
FOUND E16B FROMR E35S FTHSTR FE7E GO FF7D 
GOODCH FEB3 GREAT E73S H FBID HERE E6CA 
HEX E928 HLD E697 HLFCYC 0082 HOLD EC2F 
I EODA ICF 00D9 IDDOT EE16 IF F6B1 
IMMED EF8B IN E606 INIHG FECB INCH FFIO 
INDEX F87F INDEX2 F88B INDEX3 F8AE INHEX FEB7 
INHEX2 FEB9 INS FC2B INTER3 EF55 INTER4 EF58 
INTERS EF5A INTER6 EF73 INTER7 EF79 INTERP EF33 
lOSTAT . 4036 IRQl OODC JDATAl FF09 JMPTAB FOEF 
KEY E1F6 KEY 1 EIFB L FBFS LATEST E7E0 
LBRAK ESF5 LCMD FFAC LCMDl FFB5 LCMD2 FFCl 
LEAVE E336 LESS E71D LESSF E729 LESST E72C 
LESSX E72E LF FF41 LFl FF42 LFA E7F0 
LIMIT E562 LINE FA22 LINK FDA9 LIST FS2D 
LIST2 F853 LIT E02C LITER EEF2 LITER2 EF06 
LOAD F419 LOOP F627 M FBAB MAX E782 
MAX2 E793 MEMEND EOOO MEMTOP DFFF MESS F3D9 
MESS2 F402 MESS3 F404 MESS4 F411 MESSGl FFDA 
MESSG2 FFAO MIN E767 MIN2 E778 MINUS E3C2 
MMOVE FBOC MOD F185 MON FD9E MSLASH F9BC 
MSMOD FIBS MSTAR F998 MTBUF F279 MUDFLG 0080 
N OOEO NBLK 0008 NFA E7FD NLAG FAEE 
NLEAD FADD NLOC FAC8 NOOP FDD7 NULL. EBA8 
NULL2 EBDC NULL3 EEE2 NUMB ED25 NUMB 1 ED4C 
NUMB2 ED7E NUMB3 ED8C NXTCHR FEA5 OCF 00D6 
OFSET E62A ONE E52C ONEP E6B0 OR E2E5 
ORIS EOOO OUT E611 0UT2H FF50 0UT2HA FF53 
0UT2HS FF5B 0UT4HS FF59 OUTCl FEFC OUTCH FEFB 
OUTHL FEED OUTHR FEFl OUTS FF62 OVER E3E9 
OVRFWS 0084 P FCID PABORT EDCC PAD EC4A 
1.05 -
FORTH SSB MNEMONIC ASSEMBLER PAGE 76 
PAREN EFFB PBUF F21D PBUF2 F238 PCR F4BC 
PCR2 F4CA PDATA2 FF06 PDATA3 FFOS PDOT FDSD 
PDOTQ EA64 PEMIT F481 PEMIT2 F485 PEMIT3 F48A 
PFA ESI 3 PFIND El ID PFINDl E12B PF IND2 E13E 
PFIND3 El 54 PFIND4 El 62 PFIND8 E15F PFIND9 E164 
PKEY F49B PLINE F399 PLMI F987 PLMI 2 F992 
PLOOP F63F PLUS E399 PNUMB ECC4 PNUMB3 ED 13 
PNUMB4 ED18 FOR 16 E58B PQTER F4B1 PQTER2 F4BB 
PREV F211 PR I NT FF66 PSCODE E952 PSTORE E420 
QCOMP E853 QCSP E895 QERR ES3A QERR2 ES47 
QERR3 E84A QEXEC E86C QLOAD E8B4 QPAIRS ESS3 
QSTAC2 EADA QSTAC3 EAFO QSTACK EABE QTERM E211 
QUERY EB8B QUEST F81F QUIT FOOA QUIT2 F016 
QUIT3 F04A R E36A RBRAK E903 RDl FE09 
RD2 FE15 RD3 FE26 RDERR FE2D READ FDFl 
REG FFSF REND 2035 REP FCOC REPEAT F693 
RFORTH F106 RINIT E014 RNUM E68C ROT E745 
RPSTOR E31D RTASK F132 RW F4FA RW2 F519 
RW3 F51C RW4 F540 RZERO E5A3 S FB4B 
S2 FB5B SCI OODO SCR E61C SCSP ES27 
SEMI E4B2 SEMIC E974 SEMIS E32A SIGFLG 0086 
SIGN F763 SIGN2 F775 SINIT E012 SLASH F175 
SLMOD F164 SMUDGE E917 SP OOFC SPACE E75A 
SPACE2 F729 SPACE3 F731 SPACES F715 SPAT E307 
SPSTOR E312 SSLASH F1A6 SSMOD F194 STACK OOEF 
STAR F157 START FES6 STATE E655 STOD F149 
STORE E46E SUB E707 SWl FF8D SWAP E401 
SWIENT FF84 SZERO E599 T FBDS TASK 2034 
TEXT F9FC THEN F60A THREE E53E TIB E5AE 
TICK F545 TOF 00D3 TOGGLE E43A TOP FC3B 
TOR E345 TRAP FF95 TRAV E7B5 TRAV2 E7B8 
TRIAD FSBF TRIAD2 FSDA TRIAD3 FSEE TWO E535 
TWOP E6BC TYPE E9EB TYPE2 E9FF TYPE3 EA16 
TYPE4 EA19 UA FF3A UNTIL F657 UORIG 4000 
UP 00F2 UPDATE F24E UPINIT EOlO USE F205 
USER E50B USLl E2A5 USL2 E2AF USL3 E2B2 
USL4 E2B5 USL5 E2C3 USLASH E29E USTAR E262 
USTAR2 E2S4 USTAR3 E28A VAR E4F7 VLIST F909 
VLISTl F91C VLIST2 F943 VOCAB EFA3 VOCINT E020 
VOCLIN E5F1 WARM2 FOCF WARN E5CA WENT F0C9 
WHERE FA5E WHILE F705 WIDTH E5BB WORD EC5C 
W0RD2 EC72 W0RD3 EC78 WRITE FE32 WTl FE4A 
WT2 FE56 WT3 FE67 WTERR FE6E XBASE 4026 
XBLK 4016 XCOLUM 4034 XCONT 4020 XCSP 402C 
XCURR 4022 XDELAY 4032 XDO EOCl XDP 4012 
XDPL 4028 XFENCE 4010 XFLD 402A XHI OOFE 
XHLD 4030 XIN 4018 XLOOP E07C XLOW OOFF 
XOFSET 40 IE XOR E2F6 XOUT 401A XPLOF E0A5 
XPLONO EOAB XPLOOP E08B XPL0P2 E08F XPLOPS E09F 
XPREV 4042 XRNUM 402E XRZERO 4008 XSCR 40IC 
XSPZER 4006 XSTATE 4024 XTEMP OOFO XTEMPM OOFA 
XTIB 400A XUSE 4040 XVOCL 4014 XWARN 400E 
XWIDTH 400C ZBRAN E06E ZBYES E0B6 ZEQU E37B 
ZEQU2 E382 ZERO E523 ZLESS E38B ZLESS2 E391 
106 





*The code part of an 
*ROLLING-BUFFER is :-
array created by 
JSR ROLLBF 
00 00 00 
Address of pointer field in 






*The pointer field immediately precedes 
*the array and contains the address of 
*the next element to be accessed. 
* 
N EQU $E0 Scratch area 
XTEMP EQU $F0 
0000 DF FO ROLLBF STX XTEMP 
0002 38 PUL X 
0003 3C PSH X 
0004 EE 03 LDX 3,X 
0006 EC 00 LDD O,X 
0008 DD EO STD N 
OOOA C3 0002 ADD D #2 
OOOD ED OO STD O,X 
OOOF 38 PUL X 
0010 A3 05 SUB D 3, X 
0012 23 09 BLS RBI 
0014 EC 03 LDD 3,X 
0016 EE 03 LDX 3,X 
0018 C3 0002 ADD D #2 
00IB ED 00 STD 0,X 
00ID DE FO RBI LDX XTEMP 
00IF DC EO LDD N 
0021 ED 00 STD O,X 
0023 09 DEX 
0024 09 DEX 
0025 39 RTS 
Save data stack pointer 
Copy return address which is 
also the parameter pointer 
X = the pointer field address 
D = the next element address 
Save it in scratch area 
Advance to next element 
and store if back in pointer field 
Remove return address 
last element's address? 
Lower or same? 
No. D = pointer field address 
and so does X 
First element address is 2 on from 
pointer field. Now save it there. 
Recover data stack pointer 
and element's address 
Push it onto the stack 
and adjust the stack 
pointer 
Put here by RETURN 
*Note. This is called as a subroutine but the return address 
•removed from the stack so when RTS is executed it is the 




•This is practically the same as for ROLLING-BUFFER 
• 
1 s 
0000 DF FO ARRAYP STX XTEMP 
0002 38 PUL X 
0003 3C PSH X 
0004 EE 03 LDX 3, X 
0006 EC 00 LDD 0, X 
0008 DD EO STD N 
OOOA 03 0002 ADD D #2 
OOOD ED 00 STD 0, X 
OOOF 38 PUL X 
0010 A3 05 SUB D 5,X 
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0012 06 BLS ARPl 
0014 EC 05 LDD 5,X Get last element's address 
0016 EE 03 LDX 3,X X = pointer field 
0018 ED 00 STD 0,X Point to last element 
001A DE FO ARP1 LDX XTEMP 
001C DC EO LDD N 
00 IE ED 00 STD 0, X 
0020 09 DEX 
0021 09 DEX 
0022 39 RTS 
* 
* 
*TISR Timer interrupt service routine. 
*This routine counts down the whole number of counter cycles 
^required by long delays. 
* 
TIMCNT EQU $08 Timer control register. 
TIMOCR EQU $0B Timer o/p compare reg, 
OVFLWS EQU $84 No. of complete counter cycles 

























DC 08 TISR LDD TIMCNT Dummy read 
DE 84 LDX OVFLWS 
27 05 BEQ TISl Down to zero yet? 
09 DEX No. Decrement the count. 
DF 84 STX OVFLWS and store it back 
26 12 BNE TIS2 Has it become zero? 
96 08 TISl LDA A TIMCNT Yes. Read control reg. 
84 F7 AND A #$F7 and mask off interrupt 
97 08 STA A TIMCNT enable bit. 
7D 0091 TST CORRFG+1 Correction needed? 
27 07 BEQ TIS2 If no then skip 
DC OB LDD TIMOCR Subtract the 128 
83 0080 SUB D #128 that was added by DELAY 
20 02 BRA TIS3 
DC OB TIS2 LDD TIMOCR 
DD OB TIS3 STD TIMOCR 
3B RTI 
Read TIMOCR and write 
to clear the flag. 
Put here by TFORTH RTI 
to i t 
Signal interrupt service routine 
interrupt flag is cleared by first reading the control 
ster then the timer i/p capture register. 
TIMICR EQU $0D 
SIGFLG EQU $86 
0000 96 08 
0002 D6 OD 
0004 84 EF 
0006 97 08 
0008 4F 
0009 5F 
OOOA DD 86 
OOOC 3B 
SISR LDA A TIMCNT Read control reg. 
LDA B TIMICR Dummy read TIMICR 
AND A #$EF Mask off interrupt 
STA A TIMCNT enable bit. 
CLR A 
CLR B 
STD SIGFLG Clear SIGFLG 
RTI Put here by TFORTH RTI 
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*MSISR Mud sensor interrupt service routine 
* 
* 




MUDFLG EQU $80 Set on optical switch interrupt 
ADCDAT EQU $1000 ADC data port 
ADCCNT EDLl $1002 ADC control port 
0000 B6 1002 MSISR LDA A ADCCNT Get interrupt flag — MSB 
0003 2B 05 BMI MSI Is it set? 
0005 B6 1000 LDA A ADCDAT No. Read to clear other 
0008 20 07 BRA MS2 unused interrupt flag 
OOOA B6 1000 MSI LDA A ADCDAT Dummy read to clear flag 
OOOD 86 FF LDA A #$FF Set MUDFLG 
OOOF 97 80 STA A MUDFLG 
0011 
* 




AL Serial i nterrupt service routine 
*This interrupt should not happened 
* 
SERIAL LDA A $11 
AND A #$EB 
STA A $11 
RTI 
Read serial interface control reg. 
Mask off interupt enable bit 
0000 96 11 
0002 84 EB 




*TIMER—O'FLOW interrupt service routine 
* 
^Should this accidently happen the double byte read of 
*TIMCNT and the adjacent register ($09), the high byte 
*of the timer followed by a write to TIMCNT will clear 
*the interrrupt flag. The enable bit is also masked off. 
* 
LDD TIMCNT Get TIMOCR and read timer 
AND A #$FB Mask off interrupt 
STA A TIMCNT enable bit. 
RTI 
0000 DC 08 TOP 
0002 84 FB 






*The PING—LIST generated by PREPARE need not be in 
*order of delay values. This routine uwmpares adjacent 
Rvalues and swaps them if they are in the wrong order 
*and progresses through the list. This is repeated from 
*the start unless the previous pass resulted in no swaps. 
* 
0000 3C SORT PSH X Save data stack pointer 
0001 86 01 SRTl LDA A #1 Set pass flag 
1 1 0 -
0003 36 
0004 CE **** 
PSH A and save it. 



























































































Compare two values 
, X 
o , x 
D 2, 
SRT3 in order? 
A 0,X No 
B 2,X Swap them 
A 2, X 
B 0,X. 
A 1, X 
B 3, X 
A 3,X 
B 1, X 
A Get pass flag 
A Clear it 
A and save it again 
Advance through list 
#PING-LIST+16 End? 
SRT2 Try next pair if 
A Yes. Get pass flag 
A Any swaps during this pass? 
SRTl If yes then try once more 






for three possibilities. 
less than 20 mSec. (or negative) 
that are too large. 
too close (< 20 mSec. apart) 
*There are eight values in the list but room for 10. 
*The 9th and 10th values are zeroed. The 9th acts as a 
^delimiter in this routine and the 10th is left to terminate 
*the PING-LIST. 
* In the first phase values less than 20 are lost by shifting 
*the whole list up. 
Rvalues too large are then replaced by a maximum value. It 
*does not matter if there are more than one of these as the 
*last phase will sort this out. 
•Finally pairs of values are checked for a difference o f less 
JKthan 20 where-upon the second replaces the first. 
* 
0000 3C CHECK PSH X Save data stack pointer 
0001 CE **** LDX #PIN6-LIST 
0004 4F CLR A 
0005 5F CLR B 
0006 ED 12 STD 18,X Add delimiter 
0008 ED 14 STD 20,X Terminate list 
OOOA 86 08 LDA A #8 No. of passes 
OOOC 36 PSH A 
OOOD CE * * * * CHKl LDX #PING-LIST 
0010 EC 02 LDD 2,X 1st entry 
0012 83 0014 SUB D #20 Less than 20 mSecs? 
0015 2A 10 BPL CHK3 
0017 EC 04 CHK2 LDD 4,X Yes, shift remaining 
0019 ED 02 STD 2,X values up the list 
00 IB 08 INX 
- I l l 
001 c 08 
00 ID 8C 




0025 26 E6 
0027 
0028 CE **** 
002B EC 02 
002D 26 07 
002F CC 07AD 
0032 ED 02 
0034 20 11 
0036 83 0799 
0039 25 05 
003B CC 0799 
003E ED 02 
0040 08 
0041 08 
0042 8C **** 
0045 26 E4 
0047 CE * * * * 
004A EC 04 
004C 27 IF 
004E A3 02 
0050 83 0013 
0053 2A 11 
0055 3C 
0056 EC 04 
0058 ED 02 




0061 26 F3 
0063 38 




















PUL A Get No. of passes 
DEC A Try another pass? 
PSH A 
BNE CHK1 Last pass? 
PUL A 
LDX #PIN6tLIST 
LDD 2,X If this is zero then 
BNE CHK5 whole list was <20 
LDD #1965 Set maximum delay 
STD 2,X 
BRA CHK7 and skip to next phase 
SUB D #1945 
BCS CHK6 Greater than 1945? 





BNE CHK4 Until end of list 
LDX #PING-LIST 
LDD 4,X Get 2nd value. If this 
BEQ CHK12 is zero, we're finished 
SUB D 2,X Is it more than 19 
SUB D #19 from previous? 
BPL CHK11 
PSH X 
LDD 4,X Over-write previous with 
STD 2,X it and shift the remainder 

















*The ADC and multiplexer are accessed through a 16 bit parallel 
*part. The least significant 12 lines are programmed as inputs 
*from the ADC and 3 of the most significant bits are set—up as 
*outputs to the multiplexer. The control line CA2 is used cu 
^switch the S&H chip while CB2 triggers the converter. The end 
by CBl. conversion is detected *of 
* 
0000 EC 02 
0002 58 
0003 58 
SAMPLE LDD 2, 
ASL B 
ASL B 
X Get channel No. in last 
4 bits. Multiplexer 
address lines are the 
1 1 2 -
0004 58 ASL B high 4 bits so 
0005 58 ASL B multiply by 16 
0006 F7 1 U W STA B ADCDAT Select channel 
0009 B6 1002 LDA A ADCCNT 
OOOC 84 37 AND A #$37 Turn S&H to 
OOOE B7 1002 STA A ADCCNT hold. 
0011 7C 1000 INC ADCDAT+1 Dummy write trigg 
0014 7D 1002 SMI TST ADCCNT+1 conversion 
0017 2A FB BPL SMI Finished yet? 
0019 B6 1002 LDA A ADCCNT 
001C SA 08 ORA A #8 Turn S&H to 
00 IE B7 1002 STA A ADCCNT sample 
0021 FC 1000 • LDD ADCDAT Fetch data <12 bits 
0024 84 OF AND A #%00001111 Mask off high 
0026 83 0800 SUB D #$800 0 volts = 1 / 2 F.S. 
0029 43 COM A negate because converter 
002A 50 NEG B uses negative logic 
002B 26 01 BNE SM2 
002D 4C INC A 
002E ED 02 SM2 STD 2, X Push result onto 






*The -first part of this routine waits for a previous delay 
*to run out. If OVER-FLOWS is non-zero the interrupt service 
bought to be counting it down to zero. However, to avoid an 
^infinite hold-up here, a check is made of the status o-f 
*the CPU interrupt mask. Once the timer output compare -flag 
*has become set we can prepare the next delay. 
*The delay value is 32 bits long, the high order word 
*representing the number of complete cycles the counter must 
*go through while the low order word is added to the previous 
*target in the timer output compare register. 
* If the addend is too small ( <128 ) the software may n o t be 
*finished by the time the target is reached. This results in 
*a time jump of 2"16 microseconds. If this is the case 1 2 8 is 
Wadded and a correction flag is set. The flag is used in the 
^interrupt service to subtract off the 128 when OVER—FLOWS 
breaches zero. 
*I-f OVER-FLOWS is non-zero for this current delay the 
*timer output compare interrupt is enabled. 
* 
LDD OVFLWS Zero yet? 
BEQ DL3 If so don't wait 
TPA Fetch CPU status bits 
BIT A #$10 Are interrupts masked? 
BEQ DELAY If no then wait 
TIM #$40 TIMCNT Test bit 6 of TIMCONT 
BEQ DL3 Wait until flag is set 




0000 DC 84 
0002 27 05 
0004 07 
0005 85 10 
0007 27 F7 
0009 7B 40 08 DL3 
OOOC 27 FB 
OOOE EC 02 
0010 08 
0011 08 
0012 DD 84 






LDD 2,X Get low order word 
INX of delay 
INX 
— 113 -
00 IS 7F 0091 CLR CORRFG+1 Reset correction f1 ag 
001B 4D TST A High byte zero? 
00IC 26 08 BNE DL4 If not delay is at least 
00 IE 5D TST B 250 microseconds 
00 IF 2B 05 BMI DL4 If low byte +ve. it 
0021 CB 80 ADD B #128 is < 128 therefore + 128 
0023 7C 0091 INC CORRFG and set correction flaq 
0026 D3 OB DL4 ADD D TIMOCR Set up new 
0028 DD OB STD TIMOCR target value 
002A DC 84 LDD OVFLWS 
002C 27 06 BEQ DL5 If zero then skip 
002E 96 08 LDA A TIMCNT 
0030 SA 08 ORA A #8 Enable timer output 
0032 97 08 STA A TIMCNT compare interrupt 
0034 96 02 DL5 ' LDA A PORTl Turn off ADC mute 
0036 84 FB AND A #$FB that may have been 
0038 97 02. STA A PORTl left on by PING 





*P0RT1 bits 0 and 1 drive the power amplifier through buffers; 
*so to generate a push-pull drive one is initially turned-on 
*and then they are toggled at intervals of 143 microseconds. 
*During the pulse AGC is muted to prevent the receiver becoming 
*deafened by the transmission. An additional time is allowed 
*after the pulse when the signal is still decaying and the 
*power amplifier reservoir capacitors are recharging. By 
*adding 10 mSecs. to the timer target, saved at the start of 
*PULSE, the total time taken for PULSE is independent of the 
factual pulse duration and any soft-ware jitter. But the pulse 
*may not be much longer than 9 mSecs. 
HLFCYC EQU $82 
PNGSTR EQU $8C 
0000 DC OB PULSE LDD TIMOCR Save current target 
0002 DD 8C STD PNGSTR 
0004 EC 02 LDD 2,X Get half cycle count 
0006 08 INX off stack 
0007 08 INX 
0008 D7 82 STA B HLFCYC 
OOOA DC 84 PLl LDD OVFLWS 
OOOC 27 05 BEQ PL2 OVFLWS zero? 
OOOE 07 TPA 
OOOF 85 10 BIT A #$10 Are interrupts enabled? 
0011 27 F7 BEQ PLl 
0013 7B 40 08 TIM #$40 TIMCNT Wait until flag set 
0016 27 FB BEQ PL2 
0018 96 02 LDA A PORTl Turn on one power 
001A SA 01 ORA A #1 transistor 
00IC 97 02 STA A PORTl 
001E 7B 40 08 PL3 TIM #$40 TIMCNT Wait until flag is set 
0021 27 FB BEQ PL3 1st time it is still set 
CC 008F LDD #143 1/2 cycle of 3.5 kHz. 
0026 D3 OB ADD D TIMOCR Set up new target 
0028 DD OB STD TIMOCR 
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002A 96 02 LDA A PORTl Toggle power amplifier 
002C 88 03 EOF: A #3 to create push-pull drive 
OOZE 8A 04 ORA A #4 Turn on AGC mute 
0030 97 02 STA A PORTl 
0032 7A 0082 DEC HLFCYC Pulse finished yet? 
0035 26 E7 BNE PL3 
0037 96 02 LDA A PORTl Yes 
0039 84 FC AND A #$FC Turn off both transistors 
003B 97 02 STA A PORTl 
003D CC 2710 LDD #10000 Add 10 mSecs. to target 
0040 D3 SC ADD D PNGSTR as it was at start of 







^Assuming a delay is running, the flag SIGFLG is set at the 
Kbeginning of this routine. If a signal interrupt occurs before 
*the delay finishes the routine exits as the interrupt clears 
*SIGFLG. Otherwise an exit occurs at the end of the time delay 
*with SIGFLG still set. 
* 
0000 CC 0001 WAIT LDD #1 Set flag initially 
0003 FD 0086 STD SIGFLG 
0006 7D 0087 WTl TST SIGFLG+1 Has it been cleared 
0009 27 OF BEQ WT3 by interrupt service? 
OOOB FC 0084 LDD OVFLWS 
OOOE 27 05 BEQ WT2 
0010 07 TPA 
0011 85 10 BIT A #$10 
0013 27 F1 BEQ WTl 
0015 7B 40 08 WT2 TIM #$40 TIMCNT Timer timed out? 
0018 27 EC BEQ WTl 





*This procedure is called with an accelerometer value o n the 
*stack. Its purpose is to cause the water column sampling, 
*PHASE1, to be aborted if either 10 samples of deceleration 
Wexceed a threshold or the optical switch interrupts and sets 
*a flag MUDFLG. Should either happen a value is pushed onto the 
*data stack to indicate which and the return stack pointer is 
^incremented by 10. This alteration to the return stack throws 
•away DOWN?'s return address and two sets of DO-LOOP control 
Kparametersto expose PHASEl's return address. 
* 
DWNCNT EQU $88 
0000 B6 1002 
0003 85 10 
0005 26 04 
0007 08 
0008 OS 
0009 20 2C 
DOWN LDA A ADCCNT Is optical switch interrupt 
BIT A #1 enable bit set? 
BNE DWl 
INX No Drop value from 
INX stack and return 
BRA DW4 
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OOOB EC 02 DWl LDD 2,X Remove value from stack 
GOOD 08 INX 
OOOE 08 INX 
OOOF 7D 0080 TST MUDFLG Has optical switch 
0012 26 13 BNE DW2 triggered and set MUDFLG? 
0014 83 **** LDD #THSHLD No. Is value greater 
0017 2D IE BLT DW4 than threshold? 
0019 7C 0088 INC DWNCNT Yes 
00IC 96 88 LDA A DWNCNT Have 10 values 
001E 81 OA CMP A #10 exceeded threshold? 
0020 2D 15 BLT DW4 If not return 
0022 CC 0001 LDD #1 Yes l=triggered by deceleration 
0025 20 03 BRA DW3 
0027 CC 0002 DW2 LDD #2 2=triggered by mud switch 
002A ED 00 DW3 STD 0,X Push trigger code onto 
002C 09 DEX the stack 
002D 09 DEX 
002E C6 OA LDA B #10 
0030 DF FO STX XTEMP Save data stack pointer 
0032 30 TSX Copy return stack pointer into X 
0033 3A ABX add 10 to it 
0034 35 TXS and put it back 
0035 DE FO LDX XTEMP Recover data stack pointer 
0037 39 RTS 
* 
* 
- 1 1 6 
APPENDIX A3 PATSY INDEX 
The following is a listing of the procedures that during 
compiling are appended to the FORTH vocabulary and constitute the 
user program. In order that the compiled code can be placed in 
ROM variables that would normally contain their own data space 
instead have a field that points to RAM elsewhere. The pointer 
DATA keeps track of the allocation of RAM space to variables. 
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I N I D E X 
30 ( CHECKSUMS, ?B, U. , CODE, DATA, RTI ) 
31 ( CASE ) 
( CONSTANTS ) 
( DECLARING WORDS ) 
34 { UTILITIES ) 
35 ( INTERRUPT SERVICE ROUTINES ) 
36 ( DUMMY INTERRUPTS SERVICES, LINK.,. GETSET ) 
i. VARIABLES, ARRAYS ) 
38 ( CURRENT-TABLE, TA BLE?, READ-TABLE ) 
39 ( TABLE-ENTRY, READ -LIST, SCALE, SORT ) 
40 ( CHECK, RELATIVES ) 
41 • ( LISTl ) 
42 ( LIST2 ) 
43 ( LIST3 ) 
44 ( SAMPLE, DELAY ) 
45 ( PULSE, WAIT, DOWN ? ) 
46 < PREPARE1/2/3, PI 5 PING, WATER?, TRANSMIT, 
47 ( RESET, BACKUP ) 
48 ( PHASE1A J 
49 < PHASEIB ) 
50 ( PHASE2 ) 
51 < SAMPLE-NOW, MARK ) 
52 <; DATA TRANSMISSION BY PINGING ) 
53 < TRANSPOND > 
54 ( PARAMETERS ) 
55 < FILL-TABLE, SETUP ) 
56 ( JRC ) 
57 ( MARION DUFRESNE ) 
58 
59 
60 < SATDATA TEST ) 
SYNC. 











SCR # 4 
0 ( ERROR MESSAGES ) 
1 Empty stack 
2 Dictionary full 
3 Has incorrect address mode 
4 Isn't unique 
6 Bubble memory range? 
7 Full stack 







15 FORTH INTEREST GROUP 
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SCR # 5 
0 ( ERROR MESSAGES ...) 
1 Compi 1 at i on on 1 y, use in clef i ni tion 
2 E X e c u t i o n a n 1 y 
3 Condi t i onals not pai red 
4 Def i n i t. i on not finished 
5 In protected dictionary 
6 Use on1y when loading 
7 Off current editing screen 







FORTH INTEREST GROUP 
1 2 0 -
SCR # 30 
0 ( CHECKSUMS, ?B, U.. CODE, DATA, RTI ) 
1 : PATSY ; HEX 
2 : CHECKSUMS HEX 0 1 CR BEGIN 2000 0 DO DUP I EOOO -i- AND 
3 IF SWAP I EOOO + C@ + SWAP 
4 THEN LOOP DUP 0 D. SWAP 0 D. 0 SWAP CR DUP + DUP' 0= 
5 UNTIL DROP DROP ; 
6 : BINARY 2 BASE ' : 
7 : OCTAL 8 BASE ! ; 
8 : ?B BASE 3 DUP DECIMAL . BASE ' 
9 s U. 0 D. ; 
10 s CODE ?EXEC ICSP CURRENT ® CONTEXT ! CREATE HEX ; 
11 O USER DATA 4800 DATA ! 
12 ! RETURN ?CSP 39 C« SMUDGE ; 
13 s RTI ?CSP 3B C, SMUDGE [COMPILE] [ ; IMMEDIATE 
14 
15 — > 
SCR # 31 
0 ( CASE ) 
1 : CASE ?COMP CSP 3 !CSP 4 ; IMMEDIATE 
OF 4 7PAIRS COMPILE OVER COMPILE = 
3 [COMPILE] IF 5 ; IMMEDIATE 
4 : ENDOF 5 7PAIRS [COMPILE] ELSE 4 ; IMMEDIATE 
5 
6 : ENDCASE 4 7PAIRS 
7 BEGIN SP@ CSP @ = 0= 
8 WHILE 2 [COMPILE] THEN 







SCR # 32 
0 ( CONSTANTS ) 
1 HEX 1000 CONSTANT ADCDAT 1002 CONSTANT ADCCONT 
2 O CONSTANT PORTIDIR 2 CONSTANT PORT1 
3 8 CONSTANT TIMCONT 9 CONSTANT COUNTER 
4 B CONSTANT TIMOCR D CONSTANT TIMICR 
5 80 CONSTANT MUDFLAG 82 CONSTANT HLFCYC 
6 84 CONSTANT OVER-FLOWS 86 CONSTANT SIGFLAG 
7 88 CONSTANT DOWN-COUNT 8A CONSTANT CYCLES 
8 8C CONSTANT PNGSTR 8E CONSTANT TIME-ERROR 






FORTH INTEREST GROUP 
















DECLARING WORDS > 
VAR (BUILDS DATA @ DUP 
ROLLING-BUFFER <BUILDS 
SWAP ! DATA @ + DUP , 
DFFO , 383C , EEO 
EDOO , 38 C, A305 
2 , EDOO , DEFO , 
ARRAY+ <BUILDS 2 * 
DATA 3 + DUP , 2H-
383C , EE03 
38 C, A305 
' 2 DATA +i DOES > @ s 
* DATA @ DUP , DUP 2+ 
- DATA ! iCODE 





: ,, ECOO ,, DDEO 
, 2309 , EC03 , EE03 , C3 C, 
DCEO , EDOO , 0909 ,, RETURN 
DATA ffi DUP , DUP 2+ SWAP ! 
DATA ! ;CODE. 
ECOO , DDEO , C3 C, 2 , 
!306 , EC05 , EE03 , EDOO 
DCEO 
<BUILDS 
EDOO , 0909 
2 ^ DATA © , 
CHANNEL-TABLE <BUILDS DATA 
30 DATA +! DOES> 5) ; 
, RETURN 
DATA +! DOES) @ ; 
3 DUP , 30 ERASE 
SCR # 34 
0 ( UTILITIES ) 
1 : I/O-INIT 0 PORTl C! 4F PORTIDIR CI 0 PORTl CI 
2 O ADCCONT ! FOOO ADCDAT I 3C2C ADCCONT I ; 
3 ; SUPPLIES-DN PORTl C® 8 OR PORTl CI ; 
4 : SUPPLIES-OFF PORTl C@ F7 AND PORTl CI ; 












CODE DISABLE-INTERRUPTS F C, RETURN 
ENABLE-OPTICAL-SWITCH ADCCONT C@ DROP ADCDAT C@ DROP 
ADCCONT DUP C® 1 OR SWAP CI ; 
DISABLE-OPTICAL-SWITCH ADCCONT DUP C@ 3E AND SWAP CI 
DISABLE-SIGNAL TIMCONT DUP DUP C@ SWAP 5 + C@ DROP 
EF AND SWAP CI ; 
ENABLE-SIGNAL TIMCONT DUP DUP C5) SWAP 5 
10 OR SWAP C! ! 
MSEC. 03E8 U* ; 
C@ DROP 
SCR # 35 
0 ( INTERRUPT SERVICE ROUTINES ) 
1 
2 ( TIMER ) 
3 CODE TISR DC C, TIMCONT C,, DE C, OVER-FLOWS C, 2705 , 09 C, 
4 DF C, OVER-FLOWS C, 2612 , 96 C, TIMCONT C, S4F7 , 97 C, 




80 2002 ,, DC C, TIMOCR C, DD C, TIMOCR C, RTI 
( SIGNAL ) 
9 CODE SISR 96 C, TIMCONT C, D6 C. TIMICR C, 84EF 97 C, 
10 TIMCONT C, 4F5F , DD C, SIGFLAG C, RTI 
11 
12 ( MUD SENSOR ) 
13 CODE MSISR B6 C, ADCCONT , 2B04 , B6 C, ADCDAT , 2007 , 
14 B6 C, ADCDAT , 86FF , 97 C, MUDFLAG C, RTI 
15 — > 
FORTH INTEREST GROUP 
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SCR # 36 
0 ( DUMMY INTERRUPTS SERVICES, LINK, GETSET ) 
1 CODE SERIAL 9611 , 85EB , 9711 , RTI 
2 
3 CODE TIMER-O'FLOW DC08 , 84FB , 9708 , RTI 
4 




9 : GETSET I/D-INIT O OVER-FLOWS ! 6 MUDFLAG ! 0 SIGFLAG ! 
10 • O DOWN-COUNT ! ENABLE-INTERRUPTS SUPPLIES-ON ; 
1 1 
. 1 2 
13 
14 
15 — > 
SCR # 37 
0 ( VARIABLES, ARRAYS ) 
1 CHANNEL-TABLE TABLE1 CHANNEL-TABLE TABLE2 
2 CHANNEL-TABLE TABLE3 ' TABLE1 6 + VAR TABLE 
3 DECIMAL 
4 0 VAR NO.1 0 VAR NO.2 0 VAR NO.3 0 VAR NO.4 
5 0 VAR NO.5 O VAR NO.6 0 VAR NO.7 O VAR NO.8 0 VAR NO. 9 
6 0 VAR ACELNILIVE O VAR ACELN2LIVE O VAR TILTILIVE 
7 0 VAR TILT2LIVE 0 VAR TEMPLIVE O VAR BACKBY 
8 1250 ARRAY+ ACELNIFAST 1250 ARRAY* ACELN2FAST 
9 10 ARRAY PING-LIST O VAR SIGNAL 
10 1600 ARRAY* ACELNl 1600 ARRAY+ ACELN2 
11 1600 ARRAY+ TILTl 1600 ARRAY+ TILT2 
12 1600 ARRAY+ TEMP 
13 4000 ROLLING-BUFFER ACELNRBl 4000 ROLLING-BUFFER ACELNRB2 
14 ." Next free RAM location would be " HEX DATA @ U. 
15 DECIMAL — > 
SCR # 38 
0 ( CURRENT-TABLE, TABLE?, READ-TABLE ) 
1 s CURRENT-TABLE CASE 
2 1 OF ' TABLE1 6 + TABLE ! ENDOF 
3 2 OF ' TABLE2 6 + TABLE ! ENDOF 
4 3 OF ' TABLE3 6 + TABLE ! ENDOF 
5 ENDCASE ; 
6 : TABLE? TABLE S CASE 
7 ' TABLE1 6 + OF TABLE 1" ENDOF 
S ' TABLE2 6 + OF " TABLE 2" ENDOF 
9 ' TABLE3 6 + OF ." TABLE 3" ENDOF ENDCASE ; 
10 : READ-TABLE CR TABLE? TABLE 3 S) CR 
11 CHAN. F.S. (MSEC.) F.S. (VALUE) OFFSET (MSEC.) " CR 
12 8 0 DO I 0 12 D.R DUP I 6 * + @ S->D 12 D.R 
13 DUP I 6 * + 2+ @ S->D 12 D.R 
14 DUP I 6 * + 4 + 0 S->D 12 D.R 
15 CR LOOP DROP ; — > 
FORTH INTEREST GROUP 
- 1 2 3 
SCR # 3 9 
0 ( TABLE-ENTRY, READ-LIST, SCALE, SORT ) 
1 ! TABLE-ENTRY >R ROT R> SWAP TABLE 3) 3 SWAP 8 MOD DUP 0< 
2 IF 8 + 
3 THEN 6 * + 4 + DUP >R ! R 2 - ! R> 4 - ! READ-TABLE ; 
4 : READ-LIST 22 2 DO PINS-LIST I + 0 . 2 +LOOP ; 
5 
6 : SCALE 6 * TABLE @ 3 + DUP 5) 0= 
7 IF DROP DROP O 
8 ELSE DUP >R DUP @ SWAP 2+ 3 */..R @ MOD R> 4 + @ + 
9 THEN ;, 
10 
11 CODE SORT 3C C, 8601 , 36 C, CE C, PING-LIST 2+ , ECOO 
12 2F13 , A600 , E602 , A702 , E700 , A601 , E603 , A703 
13 E701 , 32 C, 4F C, 36 C, 0808 , 8C C, PING-LIST 10 + , 
14 26E0 , 32 C, 4D C, 27D6 , 38 C, RETURN 
15 — > 
SCR # 40 
0 ( CHECK, RELATIVES ) 
1 CODE CHECK 3C C, CE C, PING-LIST , 4F5F , ED12 , ED14 , 8608 , 
2 36 C, CE C, PING-LIST , EC02 , 83 C, 14 , 2A10 , EC04 , 
3 ED02 , 0808 , SC C, PING-LIST 10 + , 26F5 , 32 C, 4A C, 36 C, 
4 26E6 , 32 C, CE C, PING-LIST , EC02 , 2607 , CC C, 762 , 
5 ED02 , 2011 , 83 C, 74E , 2505 , CC C, 74E , ED02 . 0808 , 
6 8C C, PING-LIST 12 + , 26E4 , CE C, PING-LIST , EC04 , 27IF , 
7 A302 , 83 C, 13 , 2A11 , 3C C, EC04 , ED02 , 2707 , 0808 , 
8 SC C, PING-LIST 12 + , 26F3 , 38 C, 20E4 , 0808 , 8C C, 
9 PING-LIST 10 + , 26DD , 38 C, RETURN 
10 s RELATIVES 0 10 DO PING-LIST I + 2+ 5) DUP 
11 IF PING-LIST I + @ - A - PING-LIST I + 2+ ! 
12 ELSE DROP 
13 ENDIF -2 +LOOP ; 
14 
15 DECIMAL — > 
SCR # 41 
0 < LISTl ) 
1 : LISTl SIGNAL @ O SCALE PING-LIST 2+ I 
2 ACELNIFAST 0 1 SCALE PING-LIST 4 
3 ACELN2FAST @ 2 SCALE PING-LIST 6 
4 O PING-LIST 8 + ! 
5 O PING-LIST 10 + I 
6 O PING-LIST 12 + ! 
7 O PING-LIST 14 + ! 







15 DECIMAL — > 
















SIGNAL @ 0 SCALE 
ACELNl @ 1 SCALE 
ACELN2 @ 2 SCALE 
TILTL @ 3 SCALE 
TILT2 @ 4 SCALE 
TEMP @ 6 SCALE 
0 PING-LIST 14 + 














































6 SCALE PING-LIST 
14 + ! 
16 + ! ; 
4 + ! 
6 + I 
8 + ! 
10 + 
12 + I 
5858 , 5858 , F7 C, ADCDAT , B6 C, 
, B7 C, ADCCONT ,, 7C C, ADCDAT 1+ , 
SCR # 44 
0 ( SAMPLE, DELAY ) 
1 CODE SAMPLE EC02 
2 ADCCONT , 8437 
3 7D C, ADCCONT 1+ , 2AFB , B6 C, ADCCONT , SAOS , 
4 B7 C, ADCCONT , PC C, ADCDAT , S40F , 83 C, 800 , 
5 4350 , 2601 , 4C C, ED02 , RETURN 
6 
7 CODE DELAY DC C, OVER-FLOWS C,' 2705 , 07 C, 8510 , 27F7 , 
8 7B40 , TIMCONT C, 27FB EC02 , 0808 ,, DD C, OVER-FLOWS C, 
EC02 , 0808 , 7F C, CORRFG 1+ , 4D C, 2608 , 5D C, 2B05 , 








DC C, OVER-FLOWS C\ 2706 , 
TIMCONT C, 96 C, PORTl C, 84FB 
C, TIMCONT C, 8A08 , 97 C, 
97 C, PORTl C, RETURN 
FORTH INTEREST GROUP 
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SCR # 45 
0 ( PULSE, WAIT, DOWN? ) 
1 CODE PULSE DCOB , DD8C , EC02 , 0808 , D782 , DC84 , 
2 2705 , 07 C, 8510 , 27F7 , 7B40 , TIMCONT C, 27FB', 
3 96 C, PORTl C, 8A01 , 97 C, PORTl C, 7B40 , TIMCONT C, 
4 27FB , CC C, 8F , D3 C, TIMOCR C, DD C, TIMOCR C, 96 C, 
5 PORTl C, 8803 , 8A04 , 97 C, PORTl C, 7A C, HLFCYC , 
6 26E7 , 96 C, PORTl C, 84FC , 97 C, PORTl C, CC C, 
7 2710 , D3 C, PNGSTR C, DD C, TIMOCR C. RETURN 
8 CODE WAIT CC C, 1 , FD C, SIGFLAG-, 7D C, SIGFLAG 1+ , 
9 270F , PC C, OVER-FLOWS 2705 , 07 C, 8510 , 
10 27F1 , 7B40 , TIMCONT C, 27EC , RETURN 
11 CODE DOWN? B6 C, ADCCONT , 8501 , 2604 , 0808 , 202C , 
12 EC02 , 0808 ,, 7D C, MUDFLAG , 2613 , 83 C, THRESHOLD , 
13 2D1E , 7C C, DOWN-COUNT , 96 C, DOWN-COUNT C, 8IDA , 
14 2D15 , CC C, 1 , 2003 , CC C, 2 , EDOO , 0909 , C60A , 
15 DFFO ,, 30 C, 3A35 , DEFO RETURN DECIMAL — > 
SCR # 46 
0 ( PREPARE1/2/3, P15?, PING, WATER?, TRANSMIT, SYNC. > 
1 : PREPARE1 LISTl SORT CHECK RELATIVES ; 
2 : PREPARE2 LIST2 SORT CHECK RELATIVES ; 
3 : PREPARE3 LIST3 SORT CHECK RELATIVES ; 
4 : PI5? PORTl C® 32 AND ; 
5 : PING 35 PULSE ; 
6 : WATER? BEGIN PING 100 0 DO 100 MSEC. DELAY 
7 PI5? IF LEAVE THEN LOOP PI5? UNTIL ; 
8 ! TRANSMIT 18 O DO PING-LIST 2+ I + @ -DUP 
9 IF PING MSEC. DELAY 
10 ELSE LEAVE ENDIF 2 +LOOP ; 
11 s SYNC. TIMICR ® 10000 + TIMCONT C@ 247 AND TIMCONT C! 
12 TIMOCR ! 0 OVER-FLOWS ! O 10 0 DO 0 SAMPLE DUP 
13 SIGNAL I OVER > IF DROP SIGNAL 3 
14 ELSE COUNTER ® 8600 + TIMOCR ! LEAVE THEN LOOP ; 
SCR # 47 
0 ( RESET, BACKUP ) 
1 : RESET 6 + @ DUP 2+ SWAP ! ; 
2 : BACKUP 2 * SWAP 6 + DUP >R 3 3 SWAP - DUP R @ - DUP O : 
3 IF DROP 
4 ELSE SWAP DROP R 2+ @ + 
5 ENDIF R> ® ! ? 
6 : TRANSFER ' ACELNIFAST RESET ' ACELN2FAST RESET 
7 ' ACELNRBl BACKBY 9 BACKUP ' ACELNRB2 BACKBY 3 BACKUP 
8 1250 0 DO ACELNRBl @ ACELNIFAST I 
9 ACELNRB2 3 ACELN2FAST ! LOOP 
10 ' ACELNIFAST RESET ' ACELN2FAST RESET ; 
11 s CLEAR ' ACELNl RESET ' ACELN2 RESET ' TILTl RESET 
12 ' TILT2 RESET ' TEMP RESET ; 
13 
14 
15 — > 
FORTH INTEREST GROUP 














> PHASE1A ) 
DECIMAL 
: PHASE1A 600 O DO 
50 MSEC. DELAY 
1 SAMPLE ACELNl ! 
2 SAMPLE ACELN2 ! 
3 SAMPLE TILTl ! 
4 SAMPLE TILT2 ! 
6 SAMPLE TEMP ! 

















< PHASEIB ) 
DECIMAL 
: PHASEIB O DO 
24 0 DO 2 MSEC. DELAY 1 SAMPLE DUP ACELNRBl I DOWN? 
2 SAMPLE DUP ACELNRB2 ! DOWN' 
LOOP 
4 MSEC. DELAY 1 
1 SAMPLE ACELNRBl 
SAMPLE DUP ACELNl 
SAMPLE DUP ACELN2 
SAMPLE TILTl ! 
SAMPLE TILT2 ! 
i 2 SAMPLE ACELNRB 
ACELNRBl ! 
ACELNRB2 ! 
24 0 DO MSEC. DELAY 1 
LOOP LOOP 0 
! 6 SAMPLE TEMP 
SAMPLE DUP ACELNRBl ! DOWN? 
















PHASE2 O DO 
48 O DO 2 MSEC. DELAY 1 SAMPLE ACELNRBl ! 
2 SAMPLE ACELNRB2 ! 
LOOP 
4 MSEC. DELAY 1 SAMPLE DUP ACELNl ! ACELNRBl ! 
2 SAMPLE DUP ACELN2 ! ACELNRB2 ! 
3 SAMPLE TILTl ! 
4 SAMPLE TILT2 ! 
1 SAMPLE ACELNRBl I 
2 SAMPLE ACELNRB2 ! 
6 SAMPLE TEMP ! LOOP 
DISABLE-OPTICAL-SWITCH ; 
FORTH INTEREST GROUP 
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SCR -# 51 
0 ( SAMPLE-NOW, MARK ) 
1 : SAMPLE-NOW O SIGNAL ! 
2 1 SAMPLE ACELNILIVE I 2 SAMPLE ACELN2LIVE ' 
3 3 SAMPLE TILTILIVE I 4 SAMPLE TILT2LIVE ' 
4 6 SAMPLE TEMPLIVE ! ; 
5 
6 : MARK 2 = IF ' ACELNRBl 1000 BACKUP ' ACELNRB2 1000 BACKUP 
7 5 0 DO 51 ACELNRBl +1 LOOP 
8 ' ACELNRBl 5 BACKUP 250 BACKBY.. ! 
9 ELSE 1250 BACKBY ! THEN ; 
10 
11 : PREPARE4 SIGNAL @ DUP 0< 
12 IF 0 ELSE 8 / THEN 20 + PING-LIST 2+ ! 
13 22 4 DO 0 PING-LIST I + I 2 +LOOP 
14 SORT CHECK RELATIVES ; 
15 — > 
SCR # 52 
0 ( DATA TRANSMISSION BY PINGING ) 
1 : FAST-DATA-PINGING ' ACELNIFAST RESET ' ACELN2FAST RESET 
2 PREPARE1 O DO TRANSMIT TIME-ERROR ® 34464 + 1 
3 DELAY PREPARE1 LOOP ; 
4 • 
^ 5 : MEDIUM-DATA-PINGING CLEAR PREPARE2 0 DO 
6 TRANSMIT TIME-ERROR 9 34464 + 1 DELAY PREPARE2 
7 LOOP ; 
8 
9 : LIVE-PINGING SAMPLE-NOW PREPARES O DO 
10 TRANSMIT TIME-ERROR ® 34464 + 1 DELAY SAMPLE-NOW 
11 PREPARES LOOP ; 
12 
13 s READY? BEGIN PING O 600 O DO DROP O 300 0 DO DROP 
14 100 MSEC. DELAY PI5? IF O LEAVE ELSE 1 THEN LOOP 
15 IF 1 LEAVE ELSE 0 THEN LOOP UNTIL : — > 
SCR # 53 
0 ( TRANSPOND ) 
1 : TRANSPOND PREPARE4 O 1 ROT ROT DO 0= 
2 IF SYNC. TRANSMIT PREPARE4 80 MSEC. DELAY 20 MSEC. 
3 ELSE 10 MSEC. DELAY DISABLE-SIGNAL PING 980 MSEC. 
4 • DELAY 1000 MSEC. 
5 THEN DELAY ENABLE-SIGNAL WAIT SIGFLAG @ 
6 LOOP DROP ; 
7 
8 : SKIPLINE 2000 MSEC. DELAY ! 
9 





15 — > 
FORTH INTEREST GROUP 
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SCR # 54 
0 ( PARAMETERS ) 
1 HERE ' 0 , C' , 0 , 2 0 0 0 , 2048 , 100 , 2000 , 2048 , 
2 0 , 0 j , 0 , 0 , 0 « 0 , 0 , 0 , 0 , 0 , 
0 , 0 4 q 2 0 0 0 , 100 , 2 0 0 0 1 , 2048 200 , 
4 V O O , 614 , 1000 J 900 , 614 , 1100 , 0 , 0 , 0 , 
5 1229 , 125C , 0 , 0 , 0 
6 0 , 0 0 , 2 0 0 0 2048 , 100 „ 200C ) , 2048 , 2 0 0 , 
900 , 614 , 1000 5 900 , 6 i 4 ^ llOb , 0 , 0 ? o , 
8 750 , 1229 , 125C i , 0 , 0 , 0 
9 3 6 0 5 3 2 0 0 0 .1 150 , 150 , 1250 , 16UO , 900 , 
:oo , 
O . 0 
150 , 125U 





15 — > 
SCR # 55 
0 ( FILL-TABLE, SETUP ) 
1 : FILL-TABLE DO PARAMETERS I 2 * + ® TABLE 0 0 I 24 
2 MOD 2 $ + ! LOOP ; 
3 : SETUP 18432 DUP 56000 SWAP - ERASE 
4 1 CURRENT-TABLE 24 O FILL-TABLE READ-TABLE 
5 2 CURRENT-TABLE 48 24 FILL-TABLE READ-TABLE 
6 3 CURRENT-TABLE 72 48 FILL-TABLE READ-TABLE 
7 CR PARAMETERS 144 + DUP ® " TIME-ERROR = " DUP . TIME-ERROR ! 
8 CR 2 + DUP ® ." NO.1 = " DUP U. NO.1 ! CR 2 + DUP © 
9 NO.2 = " DUP . NO.2 ! CR 2 + DUP @ NO.3 = " DUP . NO. 3 ! 
10 CR 2 + DUP a . NO. 4 = " DUP . NO, 4 ! CR 2 + DUP @ 
11 NO.5 = " DUP . NO.5 ! CR 2 + DUP @ NO.6 = " DUP . 
12 NO.6 ! CR 2 + DUP @ ." NO.7 = " DUP . NO.7 ! CR 2 + DUP @ 
13 NO.8 = " DUP . NO.8 ! CR 2 + @ ." NO.9 = " DUP . NO. 9 i 
14 CR GETSET ; 
15 — > 
SCR # 56 
0 ( JRC ) 
1 : JRC ' ACELNIFAST RESET 0 DO PING 40 MSEC. DELAY 
2 PING 90 MSEC. DELAY PING 190 MSEC. DELAY 
3 PING 240 MSEC. DELAY 
4 ACELNIFAST @ DUP 63 AND 10 * DUP 1+ MSEC. DELAY PING 
5 679 SWAP - MSEC. DELAY 
6 4032 AND 10 64 */ DUP 1+ MSEC. DELAY PING 
7 679 SWAP - MSEC. DELAY 20000 TIME-ERROR 3 + O DELAY 







15 — > 











' TIMER-O'FLQW 1 LINK 
LINK ' MSISR 4 LINK 
READY? WATER? ANNOUNCE 
ACELNRB2 RESET 
CURRENT-TABLE 
MARION DUFRESNE ) 
TRIALl ' SERIAL 0 LINK 
' TISR 2 LINK ' SISR 3 
DISABLE-OPTICAL-SWITCH 
CLEAR ' ACELNRBl RESET 
PHASEIA NO.l a PHASEIB 
NO.2 S PHASE2 MARK TRANSFER 
NO.3 3 LIVE-PINGING 
TRANSPOND SKIPLINE 
1 CURRENT-TABLE 






































FORTH INTEREST GROUP 
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V O C A B U L - A R Y 
PATSY 
TRIALl JRC SETUP FILL-TABLE' PARAMETERS SKIPLINE TRANSPOND 
READY? LIVE-PINGING MEDIUM-DATA-PINGING FAST-DATA-PINGING PREPARE4 
MARK SAMPLE-NOW PHASE2 PHASEIB PHASE 1A CLEAR TRANSFER BACKUP 
RESET SYNC. TRANSMIT 
PREPARE1 DOWN? WAIT 
RELATIVES CHECK SORT 
TABLE ? CURRENT-TABLE 
ACELN2 ACELNl SIGNAL 
TEMPLIVE TIL T2LIVE TI (. 
NO. 7 NO. 6 NO. 5 NO. 4 
WATER? PING PI5? PREPARES PREPARE2 
PULSE DELAY SAMPLE LIST3 LIST2 LISTl 
SCALE READ-LIST TABLE-ENTRY READ-TABLE 
ACELNRB2 ACELNRBl TEMP TILT2 TILTl 
PING-LIST ACELN2FAST ACELNIFAST 
TILIVE ACELN2LIVE ACELNILIVE NO. 
NO. 3 NO. 2 NO. 1 TABLE TABLE3 









? NO. E 
TABLES 
•ISR 
ENABLE -OPT ICAL 
-SWITCH 
DISABLE-INTERRUPTS ENABLE-INTERRUPTS SUPPLIES-OFF SUPPLIES 
I/O-INIT CHANNEL-TABLE ARRAY ARRAY+ ROLLING-BUFFER VAR 
THRESHOLD TIME-ERROR PNGSTR CYCLES DOWN-COUNT SIGFLAG 
HLFCYC MUDFLAG TIMICR TIMOCR COUNTER TIMCONT PORT 1 
ADCCONT ADCDAT ENDCASE ENDOF OF CASE RTI RETURN DATA 











NOOP LINK MON P. WHERE EDITOR 
+- D+- VLIST TRIAD INDEX LIST 
# SIGN #> <# SPACES WHILE ELSE 
UNTIL +LOOP LOOP - DO THEN ENDIF 
R/W DRIVE DRB — > LOAD MESSAGE 
DRl DRO EMPTY-BUFFERS UPDATE +BUF 
M/MOD */ */MOD MOD / /MOD * 
< DEFINITIONS VOCABULARY IMMEDIATE 
[COMPILE] CREATE ID. ERROR (ABORT) 
WORD PAD HOLD BLANKS ERASE FILL 
(.") -TRAILING TYPE COUNT DOES 
DECIMAL HEX SMUDGE ] [ COMPILE 
?EXEC ?COMP ?ERROR !CSP PFA NFA 
-DUP MAX MIN SPACE ROT > < = - C, 
2+ 1+ COLUMNS HLD R# CSP FLD DPL BASE 
CONTEXT OFFSET SCR OUT IN BLK VOC-LINK DP 
WIDTH TIB RO SO +ORIGIN 
3 2 1 0 USER VARIABLE 
! DUP SWAP DROP 
>R LEAVE ;S 
TOGGLE 







RP! SP' SP® 
TEXT C/L M/ M* 
D. D.R . R #S 
REPEAT AGAIN END 
BACK FORGET 
(LINE) BLOCK EsUFFER 
USE DABS ABS 
COLD ABORT QUIT 
INTERPRET DLITERAL LITERAL 
-FIND NUMBER (NUMBER) 
QUERY EXPECT 7STACK 
<BUILDS ;CODE (;CODE) 
7L0ADING ?CSP 7PAIRS 




LIMIT FIRST BL 
I C ! ! C® ® 
MINUS D+ + 0< 
XOR OR AND U/ 
CR 7TERMINAL KEY EMIT ENCLOSE (FIND) DIGI I 
(+LOOP) (LOOP) OBRANCH EXECUTE CLITER LIT 
C B. DELETE COPY FLUSH ,CLEAR TOP I 
D S E H -MOVE #LAG #LEAD #LOCATE 
LINK MON P. WHERE EDITOR LINE TEXT 
D+- VLIST TRIAD INDEX LIST ? . D. 
SIGN 
P R L T M 
TASK FORTH NOOP 
C/L M/ M* +-
D.R .R #S # 
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APPENDIX A4 PATSY GLOSSARY 
- 1 3 3 
A.4 PATSY GLOSSARY 
Many words in FOKlH receive parameters from a data stack and 
may return some. The natation used here is :-
S:L < WORD > 
n 1 n 2 n 3 
( Description of the function of the word ) 
nl and n2 are 16 bit values on the stack before execution, the 
right-most being at the top of the stack. 
denotes the function being performed and 
n3 a value returned to the stack, eg. 
13:9 + nl n2 sum 
Return to the stack the sum nl+n2 
S and L are respectively the screen and line numbers of the 
word in the index. 
Other words created during compiling can later be executed to 
assist the compiler to build a control structure like CASE or to 
create new classes of- word such as data types with a user defined 
format and run-time behaviour. The notation used is 
12:11 < STRING > 
n < WORD > < STRING > 
This creates a new FORTH word of name < STRING > and class 
< WORD > using a parameter n. eg. 
37:9 PING-LIST 
10 ARRAY PING-LIST 
creates a one dimensional array of 10 elements called PING-LIST 
with a call to the run-time code provided by the word ARRAY 
Not all the words in the index are defined in the glossary as 
some are redundant and others speak for themselves. 
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30:1 PATSY 
A dummy word to mark the start of the extension to the 
FORTH dictionary. 
30.1O CODE 
CODE < string > ............ RETURN 
Creates a machine code word of name < string > and sets 
the number base to hexidecimal. Double or single bytes may 
then be stored into the word using and "c,". 
30:11 DATA 
A FORTH variable containing a pointer to variable space 
in RAM. It is iniallised to 4900 hex. 
30:12 RETURN 
Completes a code definition. 
30:13 RTI 
Completes either a high level or code word that is an 
interrupt service routine. 
31:1 CASE,OF,ENDOF,ENDCASE 
These words build a CASE structure when used during 
compiling. The form created will be :-
CASE value OF ... ENDOF 
value OF ... ENDOF etc. 
... ENDCASE 
The words between OF and ENDOF are executed if the number on 
the stack at run-time is equal to value otherwise words 
preceding ENDCASE are executed. 
33:1 VAR 
n VAR < string > 
Creates a variable of name < string > that points to a 
16 bit location in RAM initialised to n. When < string > is 
executed the address of that RAM location is pushed onto the 
stack. 
33:2 ROLLING-BUFFER 
n ROLLING-BUFFER < string > 
Creates a one dimensional array, < string >, of n elements 
Each time an array of this type is executed the address of the 
next element is returned until the end of the arre'.y is passed 
when the address of the first element is pushed onto the stack. 
33:7 ARRAY+ 
n ARRAY+ < string > 
Creates an array like ROLLING-BUFFER except that when tne 
last element is reached this one's address is repeated for 
any further calls, i e the array saturates. 
33:12 ARRAY 
n ARRAY < string > 
Creates a one dimensional array of name < string > which 
at run—time returns the address of the first element ( less 2 
for technical reasons ). 
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33:13 CHANNEL-TABLE 
CHANNEL—TABLE < string > 
Builds an S by 3 array to hold scaling parameters for 
8 data channels. 
:M:1 I/O-INIT 
This word initialises the CPU 8 bit port by defining which 
lines are to be inputs or outputs and then programs the 16 bit 




These words control the supplies for external sensors. 
34;5 ENABLE-INTERRUPTS 
34:6 DISABLE-INTERRUPTS 




These words control interrupts from the optical switch. 
The state of the switch can also be sensed via bit 5 of the 
CPU port PORTl. 
34:10 DISABLE-SIGNAL 
34:12 ENABLE-SIGNAL 
Interrupts from the receiver during transponding can be 
inhibited or enabled by these words. 
34:14 MSEC. 
n ud 
Multiplies the single precision number n by 1000 to 
generate an unsigned double precision number ud. If n is in 
mSec. then ud is in micro-seconds, eg. 
10 MSEC. DELAY 
35:3 TISR ( Timer Interrupt Service Routine ) 
For delays longer than 2"16 micro—seconds the number of 
complete cycles of the counter is stored in OVER-FLOWS. This 
interrupt service decrements OVER—FLOWS on successive 
interrupts and on reaching zero it disables itself. 
See notes for details of timer operation. 
35:9 SISR ( Signal Interrupt Service Routine > 
When a receiver interrupt occurs this routine clears a 
flag SIGFLAG and disables itself. SIGFLAG is sensed during 
transponding. 
35:12 MSISR ( Mud Sensor Interrupt Service Routine ) 
If the optical switch makes a transition when enabled 
to interrupt this routine checks that this is the source of 
the interrupt and if it is sets the flag MUDFLAG which is 
sampled regularly during PHASEl of sampling. 
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36:1 SERIAL 
Should an i nterrupt ever be generated by the serial 
interface it will be vectored here to disable the interrupt. 
36:3 TIMER-ONFLOW 
This interrupt like SERIAL should never happen, but i f it 
does it is disabled here. 
36:5 LINK 
add n 
Interrupts vector through high addresses in the ROM 
containing the language; to avoid having to reprogram this ROM 
every time a service routine is relocated, the vectors point 
to a table of jumps in RAM. When FORTH starts up from cold 
the jump table is filled in with default addresses. LINK must 
be used to overwrite these addresses with the addresses 
of the service routines, n is the jump number. 






Used thus ' SERIAL 0 LINK 
36:9 GETSET 
This initialises ports, clears some flags, enables 
interrupts and turns on the supplies for the sensors. 
37:1 TABLEl,TABLE2 
37:2 TABLE3 
Three arrays of type CHANNEL-TABLE are declared. 
37:2 TABLE 
This variable is declared and initialised to point into 
TABLEl 
37:.. The remainder of the program variables and arrays are 
declared. 
38:1 CURRENT-TABLE 
The value of n can be 1,2 or 3 . The variable TABLE 
is filled with the address of the corresponding table. If n 
is out of range no change is made. 
38:6 TABLE? 
"stri ng" 
Prints the name of the table currently pointed tc by 
TABLE. 
38:10 READ-TABLE 
The parameters in the current table are displayed in a 
tabulated form. 
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39:1 TABLE-ENTRY 
n1 n2 n3 n4 
Parameters n2,n3 and n4 are tilled into channel n1 of the 
current table, n1 is treated modulo 8 so no damage can be done 
if n1 is not in the range O to 7. The modified contents of the 
table are then displayed using READ-TABLE. 
39:4 READ-LIST 
This word prints out the values in the PING—LIST. See notes 
for the function of the PINS-LIST 
39:6 SCALE 
n 1 n2 n3 
The sensor value nl is scaled according to the parameters 
of channel n2 of the current table. n3 is the scaled result. 
See notes for further imformation about scaling. 
39:11 SORT 
This word takes the PING-LIST and rearranges its contents 
into ascending numerical order. 
40:1 CHECK 
Like SORT this word processes the PING-LIST - It eliminates 
possible negative delays, delays that are too long or pairs of 
delays that are too close. At present it is biassed towards 
dropping the later of two delays less than 20 msec, apart. 
40:10 RELATIVES 
This word converts a list of delays from zero in the 
PING—LIST into a list of delay differences. See notes for 







These LIST words read the next samples -fram selected . 
arrays, SCALEs thesm and enters them into the PING-LIST. 
The order in which the sensors are read is irrelevant as the 
PING-LIST will be SORTed later. 
44:1 SAMPLE 
nl n2 
This is the procedure that samples analogue channel nl 
and delivers a signed value n2 between -2047 and +2048. First 
the channel number is fed to the multiplexer then the sample— 
and—hold chip is switched to hold and a conversion triggered. 
At the end of conversion the sample-and—hold chip is 
returned to the sampling state and the output from the analogue 
to digital converter is inverted ( negative logic is used ) 
and adjusted to represent a 2's complement number. 
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4 4 s 7 DELAY 
Lid 
This word is the heart of the pulse interval telemetry. 
The unsigned double precision number ud is split into a high 
and a low word. The low word is added into the 16 bit 
counter to produce a delay of that number of micro—seconds. 
If the high byte is non-zero then it represents the number 
of complete cycles of count that must be executed before 
the counter reaches its target and the delay is finished. 
The high order word is stored in OVER—FLOWS and the timer 
interrupt is enabled. Each time the target count is reached 
an interrupt occurs and OVER-FLOWS is decremented. 
A crucial aspect of DELAY is that it does not waste "ud" 
micro—seconds instead it. waits for any previous delay to 
time-out then sets up the new delay and returns. See notes 
for a more detailed explanation of the use of the timer. 
45:1 PULSE 
n 
Generate a transmission pulse of n half-cycles. This 
word waits for any current delay to time out, saves the state 
of the count for later and turns on the AGC mute. This will 
be turned off again by the following DELAY and prevents the 
receiver gain being affected by the pulse. The power 
transistors are toggled on and off "n" times to generate the 
pulse. Before returning the count saved at the start has 
10 mSec. added to it so that the whole word takes 10 mSec. 
to run regardless of the actual time taken to execute the 
soft-ware. This coherent timing principle is described in 
more detail later. 
45:8 WAIT 
This word is used during transponding and waits for a 
signal interrupt with a delay running. A return occurs 
either when the interrupt has occurred and cleared SIGFLAG 
or because the time has run out in which case SIGFL.AG will 
still be set. 
45:11 DOWN? 
n 1 ( n2 ) 
This word is called regularly after each fast sampling 
of an accelerometer. n1 is a sampled value but if the 
optical switch is not yet enabled it is dropped and DOWN? 
returns. If an optical switch interrupt has occurred 
MUDFLAG will be set and n2 is set to 2. Otherwise the value 
of n1 is compared with a threshold and after 10 values have 
exceeded it n2 is set to 1 . With n2 either 1 or 2 DOWN? 
performs an exceptional return by exitting 2 levels of 
DO LOOP. Should these loops exit in the normal way then a 
value of zero is left on tne stack. 
Thus 0 means bottom not detected within the time allowed. 
1 means a significant deceleration has ocurred. 
2 means the optical switch has worked. 
DOWN? will cause a crash if not called within a double 
DO LOOP! 
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words fetch, scale data and edit them into the 
46:4 P15? 
The state of the optical switch is read through portl 
bit 5 and returned as f, a boolean flag. 
46:5 PING 
35 half-cyles = 5 mSec. at 3.5 kHz. 
46:6 WATER? 
The unblocked state of the optical switch is tested 
10 times a second. As long as this state is false PINGs are 
generated every 10 seconds. 
46:8 TRANSMIT 
This word actually implements the pulse interval 
telemetry by reading a PING—LIST of delays. If a value is 
non—zero then a 5 mSec. PING is generated and a DELAY 
the value is started. If a zero value is read 
exits immediately. ( At least one zero value 
the list is guaranteed ). 
corresponding 
then TRANSMIT 
at the end of 
46:11 SYNC. 
It is neccessary to synchronise the timing of delays and 
pings with the arrival time of received signals. The narrow-
band signal has a slow rise and if the time at which it passes 
the detector threshold is used there will be some jitter as; the 
amplitude of the pulses vary. The detector pulse is sensed on 
a timer input line to generate an interrupt but at the same 
time the current state of the counter is captured. SYNC, 
provisionally uses this count to set up a delay of 10 mSec. and 
then starts sampling the signal through channel zero. It makes 
10 attempts to find a peak and if it does it uses the time this 
occurs as a timing reference since it is essentially 
independent of the signal amplitude. If no peak is found then 
the timing defaults to 10 mSec. from detector transision. 
The highest value of signavl sampled is stored in the 
variable SIGNAL and can transponded back to the ship so that 




This word resets a ROLLING-BUFFER or auto-
ARRAY+ given the run—time address of the array. 
' TILT2 RESET 





Data is being continually sampled at 500 Hz. into 
ROLLING-BUFFERS from the instant of launch. When the mud is 
sensed sampling continues for a further fixed time ( 2 Sec. 
currently ). In order to preserve some of the data sampled 
before landing the ROLLINE-BUFFERs can be backed-up say 
2.5 Sec. 
"add" is the run time address of the particular 
ROLLING-BUFFER and "n" the positive number of samples to 
be backed-up. BACKUP is aware of the cyclic nature 
of the buffers. Used thus s-
' ACELNRBl 1250 BACKUP 
47:6 TRANSFER 
The ROLLING—BUFFERS consume much of the data storage 
space but only a portion of them contain interesting data. 
This portion is TRANSFERed to auto-incrementing ar rays after 
being backed-up by the ammount in BACKBY so that the data space 
can be reallocated to store slow-sampled data. 
47:11 CLEAR 
This word RESETS all the medium—sampled data arrays in 
one go. 
49:J2 PHASE 1 
n ——— 
This sampling procedure takes 1/10 Sec. to cycle through 
once, n is the number of cycles. Fast data is sampled every 
2 mSecs. and every 100 mSecs. a complete set of medium data 
is also sampled. However, as this latter cannot b e completed 
in 2 mSecs., 4 mSecs. is allowed with the fast data being 
sampled twice in this time. 
DOWN? tests for the arrival at the sediment only if the 
optical switch is enabled to interrupt and this can be 
delayed say 1 minute into the descent to prevent -false 
triggering during and immediately after launch. 
50:2 PHASE2 
n ——— 
This routine is similar to PHASEl except that DOWN? is 
not called. However, having a separate routine allows the 
duration of post-trigger sampling to be chosen independently. 
51:1 SAMPLE-NOW 
This samples sensors into variables for i mmecd i ate live 
transmission. 
51:6 MARK 
After PHASEl and PHASE2 of sampling the number left on 
the stack indicates the way in which PHASEl was exitted. If 
this is 2, the optical switch triggered, MARK bachrs up 
through the accelerometer arrays to the trigger instant 
and adds a small offset to 5 samples of accelerometer 1. 
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51:11 PREPARE4 
Only the received signal level is transmitted during 
transponding. PREPARE4 replaces negative values of SIGNAL 
by zero, scale the values down by 8 and provides an offset 
of 20 mSecs. This value is entered into the PING—LIST and 
the remaining values zeroed before the list is editted. 
52:1 FAST-DATA-PINSING 
This performs n 2 second cycles of data transmission 
from the fast sampled data arrays. TIME-ERROR contains a 
small number which adjusts the time of the whole loop to 
exactly 2 seconds by taking into account the initial 
tolerance of the crystal oscillator. 
52:5 MEDIUM-DATA-PINGING 
52:9 LIVE-PINGING 
These do the same job as FAST—DATA—PINGING on medium and 
live data respectively. 
52:13 READY? 
This complicated and messy routine performs a simple 
function. PINGs are generated once per minute as long as the 
optical switch is unblocked. The state of the optical switch 
is tested every 1/10 Sec. and should it remain continuously 
blocked for 30 Sees, the routine exits. 
53:1 TRANSPOND 
This performs n 2 Second cycles of transponding. If 
SYNC, detects a pulse in a 10 mSec. window the a reference 
pulse followed by the signal data pulse are transmitted. There 
is a pause until the signal interrupt is enabled at the 
beginning of the next window. Should there be no pulse the 
reference pulse alone is transmitted indented by an additional 
10 mSecs. and after 1 second the signal interrupt is enabled. 
Thus if the pulse is missed a 1 second window is opened 
so there is a 50% chance of the transponder synchronising. If 
the interogation pulse is outside this window the operator 
need only jump the phase of the 2 second pulses by one second 
by switching from edge to centre keying or vice versa. 
54 s PARAMETERS 
HERE places the value of the current dictionary pointer 
on the stack and the interpreter precedes to execute the 
instructions to store successive 16 bit values into the 
dictionary. A constant is then declaring with the value 1 e-l t 
by HERE. 
This table is used later by SETUP to fill the scaling 
tables with reasonable default values and initialise the 
cycle number variables NO.1 to NO.9. 
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5:1 FILL-TABLE 
n 1 ri2 
This i s a DO LOOP that fills 24 constants +r-am the 
table of PARAMETERS into one of the scaling tables. 
nl is the limit and n2 the initial value for the DO LOOP> 
55:3 SETUP 
SETUP first zeroes all the data space in RAM then uses 
FILL-TABLE to copy default values into the scaling tables. 
Other constants including a default value for TIME—ERROR are 
then copied into their respective variables. SETUP ends by 
executing GETSET so if no changes are to be made the main 
program can be run immediately. 
56:1 JRC 
n 
This executes n 2 second cycles of transmission of 
the data from one accel erometer using a modi fed -form of 
P.I.T.. To encode one 12 bit word into P.I.T. using a 2 Sec. 
repetition rate would require a time resolution of 
2/4096 or about 1/2 mSec. but if the 12 bits is split into 
two channels of 6 bits each occupying a third of the time 
the minimum time to be resolved increases by 64/3 to say 
10 mSec.and should thus be more easily decoded b y an 
autonomous listening station for subsequent transmission 
by satelite to a ground station. 
The sequence starts with' four synchonising pulses 
spaced by the binary intervals 50, 100 and 200 mSec. If one 
or two of these pulses are missing it should be possible to 
reconstruct the timing as each possible pair of pulses has 
a unique time separation. 
For each of the 2 six bit groups one pulse is generated 
in one of 64 ten mSec. cells. 
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A5. NOTES 
(1) TFORTH Conventional FORTH is a list processing language and 
has a kernel which interprets the high level words. This structure is 
an advantage to the language as the kernel only requires a primitive 
instruction set and can thus be implemented on a wide variety of 
computers. However, the imposition of the inner interpreter between 
every word executed has a time penalty. 
The action of threading through nested words by the FORTH virtual 
machine is nearly equivalent to the way CPU would tackle nested 
subroutines. TFORTH has been developed to compile words as a series 
of 3 byte subroutine calls rather than as lists of 2 byte addresses 
and terminates them with a subroutine return instruction. The result 
is run-time code which takes slightly more memory but is quicker. 
To the user the language behaves exactly like FORTH and retains 
all its other characteristics. 
(2) THE TIMER The HD 6303 microprocessor has an internal 
16 bit counter which is clocked continuously at 1 MHz. Associated 
with the counter are three registers 
The input capture register that makes a copy of the current count 
when a transition occurs on the timer input line. 
A register that freezes the count when accessed; the counter runs 
on though. 
The output compare register which can be loaded with a target 
count such that when the counter matches this value a previously 
programmed 0 or 1 is output to the timer output pin (not used in this 
application), a flag is set and an interrupt may be generated. 
By adding a new delay onto the previous target and making this 
the new target a series of contiguous time delays can be generated 
independent of the time taken by the software, provided delays are 
kept greater than about 40 microseconds. 
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To generate delays longer than 2 16 microseconds the target value 
is set up using the least significant 16 bits of the delay and an 
interrupt enabled. Each time the count passes the target an interrupt 
is generated and the high order part of the delay is decremented. 
A problem might arise if, although the total delay is large (100s 
of msec), the least significant 16 bits is small. In this case the 
counter will have passed the target before the software has set it up 
so an extra full cycle will be added to the delay. 
DELAY adds 128 to any residual that was less than 128 and sets a 
flag (CORRFG) which enables the interrupt service to knock 128 off the 
last cycle of count. With delays resolved to the nearest 1 msec the 
problem only occurred at one value of delay, 852 msec since this is 
equal to 1 3 * 2 16+32. 
An important feature of DELAY is that it does not waste the 
specified delay instead it initially waits for any previous delay to 
be complete, sets up the new delay and then returns to allow 
additional software to executed while the delay is running. 
(3) SCALING SCALE multiplies a signed 12 bit digitised value 
from a sensor by a/b and adds an offset c. 
a = the full scale time delay 
b = the full scale digitised value 
c = some additional time delay in msecs. 
If, for example, an accelerometer generates +10 g full scale this is 
equivalent to +5 volts and +2048 when digitised. We require a display 
with 100 msec = 1 g therefore 
a = 10*100 = 1000 
b = 2048 
and c is chosen to displace 0 g away from the reference ping say by 
100 msec. Before the offset is added the scaled value is reduced 
modulo a. This allows a smaller value of b to be used to magnify the 
display without the delay going outside the bounds of +- or —a. If in 
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the above example b was chosen to be 1024, 1000 msec would now 
represent 5 g, i.e. 200 msec/g but 6 g would be displayed as 1 g, 7 g 
as 2 g, etc. 
Small adjustments to a, b and c can be made to compensate for 
sensor gain or offset errors. 
(4) PING-LIST EDITING The scaling process might generate 
unobtainable values of delay, say negative values or values greater 
than 2000 msec. The time delays originally entered into the PING-LIST 
would normally be in channel-number order and each represents a delay 
from zero. The word TRANSMIT requires a series of delays from the end 
of one PING to the beginning of the next. 
SORT puts the delays into ascending numerical order so that the 
successive differences are all positive. 
CHECK removes or substitutes any rogue values that are too large, 
too small (or negative) and deletes the second of any pair that differ 
by less than 20 msec. 
RELATIVES converts the CHECKed list into a series of delays 
between PINGs. 
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